

# **DSP Microcomputer**

# **ADSP-2191M**

#### PERFORMANCE FEATURES

- 6.25 ns Instruction Cycle Time, for up to 160 MIPS Sustained Performance
- ADSP-218x Family Code Compatible with the Same Easy to Use Algebraic Syntax

**Single-Cycle Instruction Execution** 


Single-Cycle Context Switch between Two Sets of Computation and Memory Instructions

Instruction Cache Allows Dual Operand Fetches in Every Instruction Cycle

#### **Multifunction Instructions**

- Pipelined Architecture Supports Efficient Code Execution
- Architectural Enhancements for Compiled C and C++ Code Efficiency
- Architectural Enhancements beyond ADSP-218x Family are Supported with Instruction Set Extensions for Added Registers, and Peripherals
- Flexible Power Management with User-Selectable Power-Down and Idle Modes

#### FUNCTIONAL BLOCK DIAGRAM



#### **REV. 0**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

#### INTEGRATION FEATURES

160 K Bytes On-Chip RAM Configured as 32K Words 24-Bit Memory RAM and 32K Words 16-Bit Memory RAM

Dual-Purpose 24-Bit Memory for Both Instruction and Data Storage

- Independent ALU, Multiplier/Accumulator, and Barrel Shifter Computational Units with Dual 40-bit Accumulators
- Unified Memory Space Allows Flexible Address Generation, Using Two Independent DAG Units
- Powerful Program Sequencer Provides Zero-Overhead Looping and Conditional Instruction Execution
- Enhanced Interrupt Controller Enables Programming of Interrupt Priorities and Nesting Modes

#### SYSTEM INTERFACE FEATURES

- Host Port with DMA Capability for Glueless 8- or 16-Bit Host Interface
- 16-Bit External Memory Interface for up to 16M Words of Addressable Memory Space
- Three Full-Duplex Multichannel Serial Ports, with Support for H.100 and up to 128 TDM Channels with A-Law and μ-Law Companding Optimized for Telecommunications Systems
- Two SPI-Compatible Ports with DMA Support
- UART Port with DMA Support
- 16 General-Purpose I/O Pins with Integrated Interrupt Support
- Three Programmable Interval Timers with PWM Generation, PWM Capture/Pulsewidth Measurement, and External Event Counter Capabilities
- Up to 11 DMA Channels Can Be Active at Any Given Time for High I/O Throughput
- On-Chip Boot ROM for Automatic Booting from External 8- or 16-Bit Host Device, SPI ROM, or UART with Autobaud Detection
- Programmable PLL Supports 1× to 32× Input Frequency Multiplication and Can Be Altered during Runtime
- IEEE JTAG Standard 1149.1 Test Access Port Supports On-Chip Emulation and System Debugging
- 2.5 V Internal Operation and 3.3 V I/O
- 144-Lead LQFP and 144-Ball Mini-BGA Packages

#### TABLE OF CONTENTS

GENERAL DESCRIPTION
DSP Core Architecture
DSP Peripherals Architecture4
Memory Architecture
Interrupts
DMA Controller
Host Port
DSP Serial Ports (SPORTs)
Serial Peripheral Interface (SPI) Ports
UART Port
Programmable Flag (PFx) Pins10
Low Power Operation
Clock Signals
Reset
Power Supplies
Booting Modes11
Bus Request and Bus Grant12
Instruction Set Description
Development Tools
Additional Information15
PIN FUNCTION DESCRIPTIONS15
SPECIFICATIONS 18
ABSOLUTE MAXIMUM RATINGS 19
ESD SENSITIVITY19
Power Dissipation
TIMING SPECIFICATIONS
Output Drive Currents
Power Dissipation
Test Conditions
Environmental Conditions
144-Lead LQFP Pinout44
144-Lead Mini-BGA Pinout46
OUTLINE DIMENSIONS48
ORDERING GUIDE49

## **GENERAL DESCRIPTION**

The ADSP-2191M DSP is a single-chip microcomputer optimized for digital signal processing (DSP) and other high speed numeric processing applications.

The ADSP-2191M combines the ADSP-219x family base architecture (three computational units, two data address generators, and a program sequencer) with three serial ports, two SPI-compatible ports, one UART port, a DMA controller, three programmable timers, general-purpose Programmable Flag pins, extensive interrupt capabilities, and on-chip program and data memory spaces.

The ADSP-2191M architecture is code-compatible with DSPs of the ADSP-218x family. Although the architectures are compatible, the ADSP-2191M architecture has a number of enhancements over the ADSP-218x architecture. The enhancements to computational units, data address generators, and program sequencer make the ADSP-2191M more flexible and even easier to program.

Indirect addressing options provide addressing flexibility premodify with no update, pre- and post-modify by an immediate 8-bit, two's-complement value and base address registers for easier implementation of circular buffering.

The ADSP-2191M integrates 64K words of on-chip memory configured as 32K words (24-bit) of program RAM, and 32K words (16-bit) of data RAM. Power-down circuitry is also provided to reduce power consumption. The ADSP-2191M is available in 144-lead LQFP and 144-ball mini-BGA packages.

Fabricated in a high-speed, low-power, CMOS process, the ADSP-2191M operates with a 6.25 ns instruction cycle time (160 MIPS). All instructions, except single-word instructions, execute in one processor.

The ADSP-2191M's flexible architecture and comprehensive instruction set support multiple operations in parallel. For example, in one processor cycle, the ADSP-2191M can:

- Generate an address for the next instruction fetch
- Fetch the next instruction
- Perform one or two data moves
- Update one or two data address pointers
- Perform a computational operation
- These operations take place while the processor continues to:
- Receive and transmit data through two serial ports
- Receive and/or transmit data from a Host
- Receive or transmit data through the UART
- Receive or transmit data over two SPI ports
- Access external memory through the external memory interface
- Decrement the timers

#### **DSP** Core Architecture

The ADSP-2191M instruction set provides flexible data moves and multifunction (one or two data moves with a computation) instructions. Every single-word instruction can be executed in a single processor cycle. The ADSP-2191M assembly language uses an algebraic syntax for ease of coding and readability. A comprehensive set of development tools supports program development.

The functional block diagram on page 1 shows the architecture of the ADSP-219x core. It contains three independent computational units: the ALU, the multiplier/accumulator (MAC), and the shifter. The computational units process 16-bit data from the register file and have provisions to support multiprecision computations. The ALU performs a standard set of arithmetic and logic operations; division primitives are also supported. The MAC performs single-cycle multiply, multiply/add, and multiply/subtract operations. The MAC has two 40-bit accumulators, which help with overflow. The shifter performs logical and arithmetic shifts, normalization, denormalization, and derive exponent operations. The shifter can be used to efficiently implement numeric format control, including multiword and block floating-point representations.

Register-usage rules influence placement of input and results within the computational units. For most operations, the computational units' data registers act as a data register file, permitting any input or result register to provide input to any unit for a computation. For feedback operations, the computational units let the output (result) of any unit be input to any unit on the next cycle. For conditional or multifunction instructions, there are restrictions on which data registers may provide inputs or receive results from each computational unit. For more information, see the *ADSP-219x DSP Instruction Set Reference*.

A powerful program sequencer controls the flow of instruction execution. The sequencer supports conditional jumps, subroutine calls, and low interrupt overhead. With internal loop counters and loop stacks, the ADSP-2191M executes looped code with zero overhead; no explicit jump instructions are required to maintain loops.

Two data address generators (DAGs) provide addresses for simultaneous dual operand fetches (from data memory and program memory). Each DAG maintains and updates four 16-bit address pointers. Whenever the pointer is used to access data (indirect addressing), it is pre- or post-modified by the value of one of four possible modify registers. A length value and base address may be associated with each pointer to implement automatic modulo addressing for circular buffers. Page registers in the DAGs allow circular addressing within 64K word boundaries of each of the 256 memory pages, but these buffers may not cross page boundaries. Secondary registers duplicate all the primary registers in the DAGs; switching between primary and secondary registers provides a fast context switch.

Efficient data transfer in the core is achieved with the use of internal buses:

- Program Memory Address (PMA) Bus
- Program Memory Data (PMD) Bus
- Data Memory Address (DMA) Bus
- Data Memory Data (DMD) Bus
- DMA Address Bus
- DMA Data Bus

The two address buses (PMA and DMA) share a single external address bus, allowing memory to be expanded off-chip, and the two data buses (PMD and DMD) share a single external data bus. Boot memory space and I/O memory space also share the external buses.

Program memory can store both instructions and data, permitting the ADSP-2191M to fetch two operands in a single cycle, one from program memory and one from data memory. The DSP's dual memory buses also let the ADSP-219x core fetch an operand from data memory and the next instruction from program memory in a single cycle.

#### **DSP** Peripherals Architecture

The functional block diagram on page 1 shows the DSP's on-chip peripherals, which include the external memory interface, Host port, serial ports, SPI-compatible ports, UART port, JTAG test and emulation port, timers, flags, and interrupt controller. These on-chip peripherals can connect to off-chip devices as shown in Figure 1.

The ADSP-2191M has a 16-bit Host port with DMA capability that lets external Hosts access on-chip memory. This 24-pin parallel port consists of a 16-pin multiplexed data/address bus and provides a low-service overhead data move capability. Configurable for 8 or 16 bits, this port provides a glueless interface to a wide variety of 8- and 16-bit microcontrollers. Two chip-selects provide Hosts access to the DSP's entire memory map. The DSP is bootable through this port.

The ADSP-2191M also has an external memory interface that is shared by the DSP's core, the DMA controller, and DMA capable peripherals, which include the UART, SPORT0, SPORT1, SPORT2, SPI0, SPI1, and the Host port. The external port consists of a 16-bit data bus, a 22-bit address bus, and control signals. The data bus is configurable to provide an 8 or 16 bit interface to external memory. Support for word packing lets the DSP access 16- or 24-bit words from external memory regardless of the external data bus width. When configured for an 8-bit interface, the unused eight lines provide eight programmable, bidirectional general-purpose Programmable Flag lines, six of which can be mapped to software condition signals.

The memory DMA controller lets the ADSP-2191M move data and instructions from between memory spaces: internal-to-external, internal-to-internal, and external-to- external. On-chip peripherals can also use this controller for DMA transfers.

The ADSP-2191M can respond to up to seventeen interrupts at any given time: three internal (stack, emulator kernel, and power-down), two external (emulator and reset), and twelve user-defined (peripherals) interrupts. The programmer assigns a peripheral to one of the 12 user-defined interrupts. The priority of each peripheral for interrupt service is determined by these assignments.

There are three serial ports on the ADSP-2191M that provide a complete synchronous, full-duplex serial interface. This interface includes optional companding in hardware and a wide variety of framed or frameless data transmit and receive modes of opera-




Figure 1. System Diagram

tion. Each serial port can transmit or receive an internal or external, programmable serial clock and frame syncs. Each serial port supports 128-channel Time Division Multiplexing.

The ADSP-2191M provides up to sixteen general-purpose I/O pins, which are programmable as either inputs or outputs. Eight of these pins are dedicated-general purpose Programmable Flag pins. The other eight of them are multifunctional pins, acting as general-purpose I/O pins when the DSP connects to an 8-bit external data bus and acting as the upper eight data pins when the DSP connects to a 16-bit external data bus. These Programmable Flag pins can implement edge- or level-sensitive interrupts, some of which can be used to base the execution of conditional instructions.

Three programmable interval timers generate periodic interrupts. Each timer can be independently set to operate in one of three modes:

- Pulse Waveform Generation mode
- Pulsewidth Count/Capture mode
- External Event Watchdog mode


Each timer has one bidirectional pin and four registers that implement its mode of operation: A 7-bit configuration register, a 32-bit count register, a 32-bit period register, and a 32-bit pulsewidth register. A single status register supports all three timers. A bit in each timer's configuration register enables or disables the corresponding timer independently of the others.

#### **Memory Architecture**

The ADSP-2191M DSP provides 64K words of on-chip SRAM memory. This memory is divided into four 16K blocks located on memory Page 0 in the DSP's memory map. In addition to the

internal and external memory space, the ADSP-2191M can address two additional and separate off-chip memory spaces: I/O space and boot space.

As shown in Figure 2, the DSP's two internal memory blocks populate all of Page 0. The entire DSP memory map consists of 256 pages (Pages 0–255), and each page is 64K words long. External memory space consists of four memory banks (banks 0–3) and supports a wide variety of SRAM memory devices. Each bank is selectable using the memory select pins ( $\overline{MS3}$ –0) and has configurable page boundaries, waitstates, and waitstate modes. The 1K word of on-chip boot-ROM populates the top of Page 255 while the remaining 254 pages are addressable off-chip. I/O memory pages differ from external memory pages in that I/O pages are 1K word long, and the external I/O pages have their own select pin ( $\overline{IOMS}$ ). Pages 0–7 of I/O memory space reside on-chip and contain the configuration registers for the peripherals. Both the core and DMA-capable peripherals can access the DSP's entire memory map.





## Internal (On-Chip) Memory

The ADSP-2191M's unified program and data memory space consists of 16M locations that are accessible through two 24-bit address buses, the PMA and DMA buses. The DSP uses slightly

different mechanisms to generate a 24-bit address for each bus. The DSP has three functions that support access to the full memory map.

- The DAGs generate 24-bit addresses for data fetches from the entire DSP memory address range. Because DAG index (address) registers are 16 bits wide and hold the lower 16 bits of the address, each of the DAGs has its own 8-bit page register (DMPGx) to hold the most significant eight address bits. Before a DAG generates an address, the program must set the DAG's DMPGx register to the appropriate memory page.
- The Program Sequencer generates the addresses for instruction fetches. For relative addressing instructions, the program sequencer bases addresses for relative jumps, calls, and loops on the 24-bit Program Counter (PC). In direct addressing instructions (two-word instructions), the instruction provides an immediate 24-bit address value. The PC allows linear addressing of the full 24-bit address range.
- For indirect jumps and calls that use a 16-bit DAG address register for part of the branch address, the Program Sequencer relies on an 8-bit Indirect Jump page (IJPG) register to supply the most significant eight address bits. Before a cross page jump or call, the program must set the program sequencer's IJPG register to the appropriate memory page.

The ADSP-2191M has 1K word of on-chip ROM that holds boot routines. If peripheral booting is selected, the DSP starts executing instructions from the on-chip boot ROM, which starts the boot process from the selected peripheral. For more information, see "Booting Modes" on page 11. The on-chip boot ROM is located on Page 255 in the DSP's memory space map.

## External (Off-Chip) Memory

Each of the ADSP-2191M's off-chip memory spaces has a separate control register, so applications can configure unique access parameters for each space. The access parameters include read and write wait counts, waitstate completion mode, I/O clock divide ratio, write hold time extension, strobe polarity, and data bus width. The core clock and peripheral clock ratios influence the external memory access strobe widths. For more information, see "Clock Signals" on page 11. The off-chip memory spaces are:

- External memory space (MS3-0 pins)
- I/O memory space (IOMS pin)
- Boot memory space (BMS pin)

All of these off-chip memory spaces are accessible through the External Port, which can be configured for data widths of 8 or 16 bits.

## **External Memory Space**

External memory space consists of four memory banks. These banks can contain a configurable number of 64K word pages. At reset, the page boundaries for external memory have Bank0 containing pages 1–63, Bank1 containing pages 64–127, Bank2 containing pages 128–191, and Bank3 that contains pages 192–254. The MS3–0 memory bank pins select Banks 3–0, respectively. The external memory interface is byte-addressable and decodes the 8 MSBs of the DSP program address to select one of the four banks. Both the ADSP-219x core and DMA-capable peripherals can access the DSP's external memory space.

## IIO Memory Space

The ADSP-2191M supports an additional external memory called I/O memory space. This space is designed to support simple connections to peripherals (such as data converters and external registers) or to bus interface ASIC data registers. I/O space supports a total of 256K locations. The first 8K addresses are reserved for on-chip peripherals. The upper 248K addresses are available for external peripheral devices. The DSP's instruction set provides instructions for accessing I/O space. These instructions use an 18-bit address that is assembled from an 8-bit I/O page (IOPG) register and a 10-bit immediate value supplied in the instruction. Both the ADSP-219x core and a Host (through the Host Port Interface) can access I/O memory space.

## **Boot Memory Space**

Boot memory space consists of one off-chip bank with 63 pages. The BMS memory bank pin selects boot memory space. Both the ADSP-219x core and DMA-capable peripherals can access the DSP's off-chip boot memory space. After reset, the DSP always starts executing instructions from the on-chip boot ROM. Depending on the boot configuration, the boot ROM code can start booting the DSP from boot memory. For more information, see "Booting Modes" on page 11.

#### Interrupts

The interrupt controller lets the DSP respond to 17 interrupts with minimum overhead. The controller implements an interrupt priority scheme as shown in Table 1. Applications can use the unassigned slots for software and peripheral interrupts.

Table 2 shows the ID and priority at reset of each of the peripheral interrupts. To assign the peripheral interrupts a different priority, applications write the new priority to their corresponding control bits (determined by their ID) in the Interrupt Priority Control register. The peripheral interrupt's position in the IMASK and IRPTL register and its vector address depend on its priority level, as shown in Table 1. Because the IMASK and IRPTL registers are limited to 16 bits, any peripheral interrupts

assigned a priority level of 11 are aliased to the lowest priority bit position (15) in these registers and share vector address 0x00 01E0.

#### Table 1. Interrupt Priorities/Addresses

Interrupt	IMASK/ IRPTL	Vector Address <sup>1</sup>
Emulator (NMI)—	NA	NA
Highest Priority		
Reset (NMI)	0	0x00 0000
Power-Down (NMI)	1	0x00 0020
Loop and PC Stack	2	0x00 0040
Emulation Kernel	3	0x00 0060
User Assigned Interrupt	4	0x00 0080
User Assigned Interrupt	5	0x00 00A0
User Assigned Interrupt	6	0x00 00C0
User Assigned Interrupt	7	0x00 00E0
User Assigned Interrupt	8	0x00 0100
User Assigned Interrupt	9	0x00 0120
User Assigned Interrupt	10	0x00 0140
User Assigned Interrupt	11	0x00 0160
User Assigned Interrupt	12	0x00 0180
User Assigned Interrupt	13	0x00 01A0
User Assigned Interrupt	14	0x00 01C0
User Assigned Interrupt—	15	0x00 01E0
Lowest Priority		

<sup>1</sup>These interrupt vectors start at address 0x10000 when the DSP is in "no-boot," run from external memory mode.

 Table 2. Peripheral Interrupts and Priority at Reset

Interrupt	ID	Reset Priority
Slave DMA/Host Port Interface	0	0
SPORT0 Receive	1	1
SPORT0 Transmit	2	2
SPORT1 Receive	3	3
SPORT1 Transmit	4	4
SPORT2 Receive/SPI0	5	5
SPORT2 Transmit/SPI1	6	6
UART Receive	7	7
UART Transmit	8	8
Timer 0	9	9
Timer 1	10	10
Timer 2	11	11
Programmable Flag A (any PFx)	12	11
Programmable Flag B (any PFx)	13	11
Memory DMA port	14	11

Interrupt routines can either be nested with higher priority interrupts taking precedence or processed sequentially. Interrupts can be masked or unmasked with the IMASK register. Individual interrupt requests are logically ANDed with the bits in IMASK; the highest priority unmasked interrupt is then selected. The emulation, power-down, and reset interrupts are nonmaskable with the IMASK register, but software can use the DIS INT instruction to mask the power-down interrupt. The Interrupt Control (ICNTL) register controls interrupt nesting and enables or disables interrupts globally.

The general-purpose Programmable Flag (PFx) pins can be configured as outputs, can implement software interrupts, and (as inputs) can implement hardware interrupts. Programmable Flag pin interrupts can be configured for level-sensitive, single edge-sensitive, or dual edge-sensitive operation.

Table 3.	Interrupt Contro	I (ICNTL)	<b>Register Bits</b>
14010 51	meen apt condio		Itegiotei Dito

Bit	Description
0–3	Reserved
4	Interrupt Nesting Enable
5	Global Interrupt Enable
6	Reserved
7	MAC-Biased Rounding Enable
8–9	Reserved
10	PC Stack Interrupt Enable
11	Loop Stack Interrupt Enable
12-15	Reserved

The IRPTL register is used to force and clear interrupts. On-chip stacks preserve the processor status and are automatically maintained during interrupt handling. To support interrupt, loop, and subroutine nesting, the PC stack is 33 levels deep, the loop stack is eight levels deep, and the status stack is 16 levels deep. To prevent stack overflow, the PC stack can generate a stack-level interrupt if the PC stack falls below three locations full or rises above 28 locations full.

The following instructions globally enable or disable interrupt servicing, regardless of the state of IMASK.

#### ENA INT; DIS INT;

At reset, interrupt servicing is disabled.

For quick servicing of interrupts, a secondary set of DAG and computational registers exist. Switching between the primary and secondary registers lets programs quickly service interrupts, while preserving the DSP's state.

## DMA Controller

The ADSP-2191M has a DMA controller that supports automated data transfers with minimal overhead for the DSP core. Cycle stealing DMA transfers can occur between the ADSP-2191M's internal memory and any of its DMA-capable peripherals. Additionally, DMA transfers can be accomplished between any of the DMA-capable peripherals and external devices connected to the external memory interface. DMA-capable peripherals include the Host port, SPORTs, SPI ports, and UART. Each individual DMA-capable peripheral has a dedicated DMA channel. To describe each DMA sequence, the DMA controller uses a set of parameters-called a DMA descriptor. When successive DMA sequences are needed, these DMA descriptors can be linked or chained together, so the completion of one DMA sequence auto-initiates and starts the next sequence. DMA sequences do not contend for bus access with the DSP core; instead DMAs "steal" cycles to access memory.

All DMA transfers use the DMA bus shown in the functional block diagram on page 1. Because all of the peripherals use the same bus, arbitration for DMA bus access is needed. The arbitration for DMA bus access appears in Table 4.

#### Table 4. I/O Bus Arbitration Priority

DMA Bus Master	Arbitration Priority
SPORT0 Receive DMA	0—Highest
SPORT1 Receive DMA	1
SPORT2 Receive DMA	2
SPORT0 Transmit DMA	3
SPORT1 Transmit DMA	4
SPORT2 Transmit DMA	5
SPI0 Receive/Transmit DMA	6
SPI1 Receive/Transmit DMA	7
UART Receive DMA	8
UART Transmit DMA	9
Host Port DMA	10
Memory DMA	11—Lowest

#### Host Port

The ADSP-2191M's Host port functions as a slave on the external bus of an external Host. The Host port interface lets a Host read from or write to the DSP's memory space, boot space, or internal I/O space. Examples of Hosts include external micro-controllers, microprocessors, or ASICs.

The Host port is a multiplexed address and data bus that provides both an 8-bit and a 16-bit data path and operates using an asynchronous transmission protocol. Through this port, an off-chip Host can directly access the DSP's entire memory space map, boot memory space, and internal I/O space. To access the DSP's internal memory space, a Host steals one cycle per access from the DSP. A Host access to the DSP's external memory uses the external port interface and does not stall (or steal cycles from) the DSP's core. Because a Host can access internal I/O memory space, a Host can control any of the DSP's I/O mapped peripherals.

The Host port is most efficient when using the DSP as a slave and uses DMA to automate the incrementing of addresses for these accesses. In this case, an address does not have to be transferred from the Host for every data transfer.

#### Host Port Acknowledge (HACK) Modes

The Host port supports a number of modes (or protocols) for generating a HACK output for the host. The host selects ACK or Ready Modes using the HACK\_P and HACK pins. The Host port also supports two modes for address control: Address Latch Enable (ALE) and Address Cycle Control (ACC) modes. The DSP auto-detects ALE versus ACC Mode from the HALE and HWR inputs.

The Host port HACK signal polarity is selected (only at reset) as active high or active low, depending on the value driven on the HACK\_P pin. The HACK polarity is stored into the Host port configuration register as a read only bit.

The DSP uses HACK to indicate to the Host when to complete an access. For a read transaction, a Host can proceed and complete an access when valid data is present in the read buffer and the Host port is not busy doing a write. For a write transactions, a Host can complete an access when the write buffer is not full and the Host port is not busy doing a write.

Two mode bits in the Host Port configuration register HPCR [7:6] define the functionality of the HACK line. HPCR6 is initialized at reset based on the values driven on HACK and HACK\_P pins (shown in Table 5); HPCR7 is always cleared (0) at reset. HPCR [7:6] can be modified after reset by a write access to the Host port configuration register.

Values Driven At Reset		HPCR [7:6] Initial Values		Acknowledge
HACK_P	HACK	Bit 7	Bit 6	Mode
0	0	0	1	Ready Mode
0	1	0	0	ACK Mode
1	0	0	0	ACK Mode
1	1	0	1	Ready Mode

The functional modes selected by HPCR [7:6] are as follows (assuming active high signal):

- ACK Mode—Acknowledge is active on strobes; HACK goes high from the leading edge of the strobe to indicate when the access can complete. After the Host samples the HACK active, it can complete the access by removing the strobe. The Host port then removes the HACK.
- **Ready Mode**—Ready active on strobes, goes low to insert waitstate during the access. If the Host port cannot complete the access, it deasserts the HACK/READY line. In this case, the Host has to extend the access by keeping the strobe asserted. When the Host samples the HACK asserted, it can then proceed and complete the access by deasserting the strobe.

While in Address Cycle Control (ACC) mode and the ACK or Ready acknowledge modes, the HACK is returned active for any address cycle.

#### Host Port Chip Selects

There are two chip-select signals associated with the Host port:  $\overline{\text{HCMS}}$  and  $\overline{\text{HCIOMS}}$ . The Host Chip Memory Select ( $\overline{\text{HCMS}}$ ) lets the Host select the DSP and directly access the DSP's internal/external memory space or boot memory space. The Host Chip I/O Memory Select ( $\overline{\text{HCIOMS}}$ ) lets the Host select the DSP and directly access the DSP's internal I/O memory space.

Before starting a direct access, the Host configures Host port interface registers, specifying the width of external data bus (8- or 16-bit) and the target address page (in the IJPG register). The DSP generates the needed memory select signals during the access, based on the target address. The Host port interface combines the data from one, two, or three consecutive Host accesses (up to one 24-bit value) into a single DMA bus access to prefetch Host direct reads or to post direct writes. During assembly of larger words, the Host port interface asserts ACK for

each byte access that does not start a read or complete a write. Otherwise, the Host port interface asserts ACK when it has completed the memory access successfully.

#### **DSP Serial Ports (SPORTs)**

The ADSP-2191M incorporates three complete synchronous serial ports (SPORT0, SPORT1, and SPORT2) for serial and multiprocessor communications. The SPORTs support the following features:

- Bidirectional operation—each SPORT has independent transmit and receive pins.
- Double-buffered transmit and receive ports—each port has a data register for transferring data words to and from memory and shift registers for shifting data in and out of the data registers.
- Clocking—each transmit and receive port can either use an external serial clock (40 MHz) or generate its own, in frequencies ranging from 19 Hz to 40 MHz.
- Word length—each SPORT supports serial data words from 3 to 16 bits in length transferred in Big Endian (MSB) or Little Endian (LSB) format.
- Framing—each transmit and receive port can run with or without frame sync signals for each data word. Frame sync signals can be generated internally or externally, active high or low, and with either of two pulsewidths and early or late frame sync.
- Companding in hardware—each SPORT can perform A-law or µ-law companding according to ITU recommendation G.711. Companding can be selected on the transmit and/or receive channel of the SPORT without additional latencies.
- DMA operations with single-cycle overhead—each SPORT can automatically receive and transmit multiple buffers of memory data, one data word each DSP cycle. Either the DSP's core or a Host processor can link or chain sequences of DMA transfers between a SPORT and memory. The chained DMA can be dynamically allocated and updated through the DMA descriptors (DMA transfer parameters) that set up the chain.
- Interrupts—each transmit and receive port generates an interrupt upon completing the transfer of a data word or after transferring an entire data buffer or buffers through DMA.
- Multichannel capability—each SPORT supports the H.100 standard.

#### Serial Peripheral Interface (SPI) Ports

The DSP has two SPI-compatible ports that enable the DSP to communicate with multiple SPI-compatible devices. These ports are multiplexed with SPORT2, so either SPORT2 or the SPI ports are active, depending on the state of the OPMODE pin during hardware reset.

The SPI interface uses three pins for transferring data: two data pins (Master Output-Slave Input, MOSIx, and Master Input-Slave Output, MISOx) and a clock pin (Serial Clock, SCKx). Two SPI chip select input pins (SPISSx) let other SPI devices select the DSP, and fourteen SPI chip select output pins (SPIxSEL7–1) let the DSP select other SPI devices. The SPI select pins are reconfigured Programmable Flag pins. Using these pins, the SPI ports provide a full duplex, synchronous serial interface, which supports both master and slave modes and multimaster environments.

Each SPI port's baud rate and clock phase/polarities are programmable (see equation below for SPI clock rate calculation), and each has an integrated DMA controller, configurable to support both transmit and receive data streams. The SPI's DMA controller can only service unidirectional accesses at any given time.

$$SPI Clock Rate = \frac{HCLK}{2 \times SPIBAUD}$$

During transfers, the SPI ports simultaneously transmit and receive by serially shifting data in and out on their two serial data lines. The serial clock line synchronizes the shifting and sampling of data on the two serial data lines.

#### UART Port

The UART port provides a simplified UART interface to another peripheral or Host. It performs full duplex, asynchronous transfers of serial data. Options for the UART include support for 5–8 data bits; 1 or 2 stop bits; and none, even, or odd parity. The UART port supports two modes of operation:

• Programmed I/O

The DSP's core sends or receives data by writing or reading I/O-mapped THR or RBR registers, respectively. The data is double-buffered on both transmit and receive.

• DMA (direct memory access)

The DMA controller transfers both transmit and receive data. This reduces the number and frequency of interrupts required to transfer data to and from memory. The UART has two dedicated DMA channels. These DMA channels have lower priority than most DMA channels because of their relatively low service rates.

The UART's baud rate (see following equation for UART clock rate calculation), serial data format, error code generation and status, and interrupts are programmable:

- Supported bit rates range from 9.5 bits to 5M bits per second (80 MHz peripheral clock).
- Supported data formats are 7- to 12-bit frames.
- Transmit and receive status can be configured to generate maskable interrupts to the DSP's core.

The timers can be used to provide a hardware-assisted autobaud detection mechanism for the UART interface.

$$UART Clock Rate = \frac{HCLK}{16 \times D}$$

Where D is the programmable divisor = 1 to 65536.

## Programmable Flag (PFx) Pins

The ADSP-2191M has 16 bidirectional, general-purpose I/O, Programmable Flag (PF15–0) pins. The PF7–0 pins are dedicated to general-purpose I/O. The PF15–8 pins serve either as general-purpose I/O pins (if the DSP is connected to an 8-bit external data bus) or serve as DATA15–8 lines (if the DSP is connected to a 16-bit external data bus). The Programmable Flag pins have special functions for clock multiplier selection and for SPI port operation. For more information, see Serial Peripheral Interface (SPI) Ports on page 9 and Clock Signals on page 11. Ten memory-mapped registers control operation of the Programmable Flag pins:

• Flag Direction register

Specifies the direction of each individual PFx pin as input or output.

• Flag Control and Status registers

Specify the value to drive on each individual PFx output pin. As input, software can predicate instruction execution on the value of individual PFx input pins captured in this register. One register sets bits, and one register clears bits.

• Flag Interrupt Mask registers

Enable and disable each individual PFx pin to function as an interrupt to the DSP's core. One register sets bits to enable interrupt function, and one register clears bits to disable interrupt function. Input PFx pins function as hardware interrupts, and output PFx pins function as software interrupts—latching in the IMASK and IRPTL registers.

• Flag Interrupt Polarity register

Specifies the polarity (active high or low) for interrupt sensitivity on each individual PFx pin.

• Flag Sensitivity registers

Specify whether individual PFx pins are level- or edge-sensitive and specify—if edge-sensitive—whether just the rising edge or both the rising and falling edges of the signal are significant. One register selects the type of sensitivity, and one register selects which edges are significant for edge-sensitivity.

## Low Power Operation

The ADSP-2191M has four low-power options that significantly reduce the power dissipation when the device operates under standby conditions. To enter any of these modes, the DSP executes an IDLE instruction. The ADSP-2191M uses configuration of the PDWN, STOPCK, and STOPALL bits in the PLLCTL register to select between the low-power modes as the DSP executes the IDLE. Depending on the mode, an IDLE shuts off clocks to different parts of the DSP in the different modes. The low power modes are:

- Idle
- Power-Down Core
- Power-Down Core/Peripherals
- Power-Down All

## Idle Mode

When the ADSP-2191M is in Idle mode, the DSP core stops executing instructions, retains the contents of the instruction pipeline, and waits for an interrupt. The core clock and peripheral clock continue running.

To enter Idle mode, the DSP can execute the IDLE instruction anywhere in code. To exit Idle mode, the DSP responds to an interrupt and (after two cycles of latency) resumes executing instructions with the instruction after the IDLE.

## Power-Down Core Mode

When the ADSP-2191M is in Power-Down Core mode, the DSP core clock is off, but the DSP retains the contents of the pipeline and keeps the PLL running. The peripheral bus keeps running, letting the peripherals receive data.

To enter Power-Down Core mode, the DSP executes an IDLE instruction after performing the following tasks:

- Enter a power-down interrupt service routine
- Check for pending interrupts and I/O service routines
- Clear (= 0) the PDWN bit in the PLLCTL register
- Clear (= 0) the STOPALL bit in the PLLCTL register
- Set (= 1) the STOPCK bit in the PLLCTL register

To exit Power-Down Core mode, the DSP responds to an interrupt and (after two cycles of latency) resumes executing instructions with the instruction after the IDLE.

## Power-Down Core/Peripherals Mode

When the ADSP-2191M is in Power-Down Core/Peripherals mode, the DSP core clock and peripheral bus clock are off, but the DSP keeps the PLL running. The DSP does not retain the contents of the instruction pipeline. The peripheral bus is stopped, so the peripherals cannot receive data.

To enter Power-Down Core/Peripherals mode, the DSP executes an IDLE instruction after performing the following tasks:

- Enter a power-down interrupt service routine
- Check for pending interrupts and I/O service routines
- Clear (= 0) the PDWN bit in the PLLCTL register
- Set (= 1) the STOPALL bit in the PLLCTL register

To exit Power-Down Core/Peripherals mode, the DSP responds to a wake-up event and (after five to six cycles of latency) resumes executing instructions with the instruction after the IDLE.

## Power-Down All Mode

When the ADSP-2191M is in Power-Down All mode, the DSP core clock, the peripheral clock, and the PLL are all stopped. The DSP does not retain the contents of the instruction pipeline. The peripheral bus is stopped, so the peripherals cannot receive data.

To enter Power-Down All mode, the DSP executes an IDLE instruction after performing the following tasks:

- Enter a power-down interrupt service routine
- Check for pending interrupts and I/O service routines
- Set (= 1) the PDWN bit in the PLLCTL register

To exit Power-Down Core/Peripherals mode, the DSP responds to an interrupt and (after 500 cycles to restabilize the PLL) resumes executing instructions with the instruction after the IDLE.

## **Clock Signals**

The ADSP-2191M can be clocked by a crystal oscillator or a buffered, shaped clock derived from an external clock oscillator. If a crystal oscillator is used, the crystal should be connected across the CLKIN and XTAL pins, with two capacitors and a 1 M  $\Omega$  shunt resistor connected as shown in Figure 3. Capacitor values are dependent on crystal type and should be specified by the crystal manufacturer. A parallel-resonant, fundamental frequency, microprocessor-grade crystal should be used for this configuration.

If a buffered, shaped clock is used, this external clock connects to the DSP's CLKIN pin. CLKIN input cannot be halted, changed, or operated below the specified frequency during normal operation. When an external clock is used, the XTAL input must be left unconnected.

The DSP provides a user-programmable  $1 \times to 32 \times$  multiplication of the input clock, including some fractional values, to support 128 external to internal (DSP core) clock ratios. The MSEL6–0, BYPASS, and DF pins decide the PLL multiplication factor at reset. At runtime, the multiplication factor can be controlled in software. The combination of pullup and pull-down resistors in Figure sets up a core clock ratio of 6:1, which produces a 150 MHz core clock from the 25 MHz input. For other clock multiplier settings, see the *ADSP-219x/2191 DSP Hardware Reference*.

## The peripheral clock is supplied to the CLKOUT pin.

All on-chip peripherals for the ADSP-2191M operate at the rate set by the peripheral clock. The peripheral clock is either equal to the core clock rate or one-half the DSP core clock rate. This selection is controlled by the IOSEL bit in the PLLCTL register. The maximum core clock is 160 MHz and the maximum peripheral clock is 80 MHz—the combination of the input clock and core/peripheral clock ratios may not exceed these limits.

## Reset

The  $\overline{\text{RESET}}$  signal initiates a master reset of the ADSP-2191M. The  $\overline{\text{RESET}}$  signal must be asserted during the powerup sequence to assure proper initialization.  $\overline{\text{RESET}}$  during initial powerup must be held long enough to allow the internal clock to stabilize.

The powerup sequence is defined as the total time required for the crystal oscillator circuit to stabilize after a valid  $V_{DD}$  is applied to the processor, and for the internal phase-locked loop (PLL) to lock onto the specific crystal frequency. A minimum of 100  $\mu$ s ensures that the PLL has locked, but does not include the crystal oscillator start-up time. During this powerup sequence the RESET signal should be held low. On any subsequent resets, the RESET signal must meet the minimum pulsewidth specification, twrst.




Figure 3. External Crystal Connections

The  $\overline{\text{RESET}}$  input contains some hysteresis. If using an RC circuit to generate your  $\overline{\text{RESET}}$  signal, the circuit should use an external Schmidt trigger.

The master reset sets all internal stack pointers to the empty stack condition, masks all interrupts, and resets all registers to their default values (where applicable). When  $\overline{\text{RESET}}$  is released, if there is no pending bus request and the chip is configured for booting, the boot-loading sequence is performed. Program control jumps to the location of the on-chip boot ROM (0xFF 0000).

## **Power Supplies**

The ADSP-2191M has separate power supply connections for the internal ( $V_{DDINT}$ ) and external ( $V_{DDEXT}$ ) power supplies. The internal supply must meet the 2.5 V requirement. The external supply must be connected to a 3.3 V supply. All external supply pins must be connected to the same supply.

## Powerup Sequence

Power up together the two supplies  $V_{DDEXT}$  and  $V_{DDINT}$ . If they cannot be powered up together, power up the internal (core) supply first (powering up the core supply first reduces the risk of latchup events.

## **Booting Modes**

The ADSP-2191M has five mechanisms (listed in Table 6) for automatically loading internal program memory after reset. Two No-boot modes are also supported.

Table 6. Select Boot Mode (OPMODE, BMODE1, andBMODE0)

OPMODE	<b>BMODE1</b>	<b>BMODE</b> 0	Function
0	0	0	Execute from external memory 16 bits
			(No Boot)
0	0	1	Boot from EPROM
0	1	0	Boot from Host
0	1	1	Reserved
1	0	0	Execute from external memory 8 bits
			(No Boot)
1	0	1	Boot from UART
1	1	0	Boot from SPI, up to 4K bits
1	1	1	Boot from SPI, >4K bits up to
			512K bits

The OPMODE, BMODE1, and BMODE0 pins, sampled during hardware reset, and three bits in the Reset Configuration Register implement these modes:

- Execute from memory external 16 bits—The memory boot routine located in boot ROM memory space executes a boot-stream-formatted program located at address 0x010000 of boot memory space, packing 16-bit external data into 24-bit internal data. The External Port Interface is configured for the default clock multiplier (128) and read waitstates (7).
- Boot from EPROM—The EPROM boot routine located in boot ROM memory space fetches a boot-stream-formatted program located at physical address 0x00 0000 of boot memory space, packing 8- or 16-bit external data into 24-bit internal data. The External Port Interface is configured for the default clock multiplier (32) and read waitstates (7).
- Boot from Host—The (8- or 16-bit) Host downloads a boot-stream-formatted program to internal or external memory. The Host's boot routine is located in internal ROM memory space and uses the top 16 locations of Page 0 program memory and the top 272 locations of Page 0 data memory.

The internal boot ROM sets semaphore A (an IO register within the Host port) and then polls until the semaphore is reset. Once detected, the internal boot ROM will remap the interrupt vector table to Page 0 internal memory and jump to address 0x00 0000 internal memory. From the point of view of the host interface, an external host has full control of the DSP's memory map. The Host has the freedom to directly write internal memory, external memory, and internal I/O memory space. The DSP core execution is held off until the Host clears the semaphore register. This strategy allows the maximum flexibility for the Host to boot in the program and data code, by leaving it up to the programmer.

- Execute from memory external 8 bits (No Boot)— Execution starts from Page 1 of external memory space, packing either 8- or 16-bit external data into 24-bit internal data. The External Port Interface is configured for the default clock multiplier (128) and read waitstates (7).
- Boot from UART—The Host downloads boot-stream-formatted program using an autobaud handshake sequence. The Host agent selects a baud rate within the UART's clocking capabilities. After a hardware reset, the DSP's UART expects a 0xAA character (eight bits data, one start bit, one stop bit, no parity bit) on the RXD pin to determine the bit rate; and then replies with an OK string. Once the host receives this OK it downloads the boot stream without further handshake. The UART boot routine is located in internal ROM memory space and uses the top 16 locations of Page 0 program memory and the top 272 locations of Page 0 data memory.
- Boot from SPI, up to 4K bits—The SPI0 port uses the SPI0SEL1 (reconfigured PF2) output pin to select a single serial EEPROM device, submits a read command at address 0x00, and begins clocking consecutive data into internal or external memory. Use only SPI-compatible EEPROMs of ≤ 4K bit (12-bit address range). The SPI0 boot routine located in internal ROM memory space executes a boot-stream-formatted program, using the top 16 locations of Page 0 program memory and the top 272 locations of Page 0 data memory. The SPI boot configuration is SPIBAUD0=60 (decimal), CPHA=1, CPOL=1, 8-bit data, and MSB first.
- Boot from SPI, from >4K bits to 512K bits—The SPI0 port uses the SPI0SEL1 (re-configured PF2) output pin to select a single serial EEPROM device, submits a read command at address 0x00, and begins clocking consecutive data into internal or external memory. Use only SPI-compatible EEPROMs of ≥ 4K bit (16-bit address range). The SPI0 boot routine, located in internal ROM memory space, executes a boot-stream-formatted program, using the top 16 locations of Page 0 program memory and the top 272 locations of Page 0 data memory.

As indicated in Table 6, the OPMODE pin has a dual role, acting as a boot mode select during reset and determining SPORT or SPI operation at runtime. If the OPMODE pin at reset is the opposite of what is needed in an application during runtime, the application needs to set the OPMODE bit appropriately during runtime prior to using the corresponding peripheral.

#### **Bus Request and Bus Grant**

The ADSP-2191M can relinquish control of the data and address buses to an external device. When the external device requires access to the bus, it asserts the bus request  $(\overline{BR})$  signal. The  $(\overline{BR})$ signal is arbitrated with core and peripheral requests. External Bus requests have the lowest priority. If no other internal request is pending, the external bus request will be granted. Because of synchronizer and arbitration delays, bus grants will be provided with a minimum of three peripheral clock delays. ADSP-2191M DSPs will respond to the bus grant by:

- Three-stating the data and address buses and the MS3–0, BMS, IOMS, RD, and WR output drivers.
- Asserting the bus grant  $(\overline{BG})$  signal.

The ADSP-2191M will halt program execution if the bus is granted to an external device and an instruction fetch or data read/write request is made to external general-purpose or peripheral memory spaces. If an instruction requires two external memory read accesses, bus requests will not be granted between the two accesses. If an instruction requires an external memory read and an external memory write access, the bus may be granted between the two accesses. The external memory interface can be configured so that the core will have exclusive use of the interface. DMA and Bus Requests will be granted. When the external device releases BR, the DSP releases BG and continues program execution from the point at which it stopped.

The bus request feature operates at all times, even while the DSP is booting and  $\overline{\text{RESET}}$  is active.

The ADSP-2191M asserts the BGH pin when it is ready to start another external port access, but is held off because the bus was previously granted. This mechanism can be extended to define more complex arbitration protocols for implementing more elaborate multimaster systems.

## Instruction Set Description

The ADSP-2191M assembly language instruction set has an algebraic syntax that was designed for ease of coding and readability. The assembly language, which takes full advantage of the processor's unique architecture, offers the following benefits:

- ADSP-219x assembly language syntax is a superset of and source-code-compatible (except for two data registers and DAG base address registers) with ADSP-218x family syntax. It may be necessary to restructure ADSP-218x programs to accommodate the ADSP-2191M's unified memory space and to conform to its interrupt vector map.
- The algebraic syntax eliminates the need to remember cryptic assembler mnemonics. For example, a typical arithmetic add instruction, such as AR = AX0 + AY0, resembles a simple equation.
- Every instruction, but two, assembles into a single, 24-bit word that can execute in a single instruction cycle. The exceptions are two dual word instructions. One writes 16or 24-bit immediate data to memory, and the other is an absolute jump/call with the 24-bit address specified in the instruction.
- Multifunction instructions allow parallel execution of an arithmetic, MAC, or shift instruction with up to two fetches or one write to processor memory space during a single instruction cycle.
- Program flow instructions support a wider variety of conditional and unconditional jumps/calls and a larger set of conditions on which to base execution of conditional instructions.

## **Development Tools**

The ADSP-2191M is supported with a complete set of software and hardware development tools, including Analog Devices emulators and VisualDSP++® development environment. The same emulator hardware that supports other ADSP-219x DSPs, also fully emulates the ADSP-2191M.

The VisualDSP++ project management environment lets programmers develop and debug an application. This environment includes an easy-to-use assembler that is based on an algebraic syntax; an archiver (librarian/library builder), a linker, a loader, a cycle-accurate instruction-level simulator, a C/C++ compiler, and a C/C++ run-time library that includes DSP and mathematical functions. Two key points for these tools are:

- Compiled ADSP-219x C/C++ code efficiency—the compiler has been developed for efficient translation of C/C++ code to ADSP-219x assembly. The DSP has architectural features that improve the efficiency of compiled C/C++ code.
- ADSP-218x family code compatibility—The assembler has legacy features to ease the conversion of existing ADSP-218x applications to the ADSP-219x.

Debugging both C/C++ and assembly programs with the VisualDSP++ debugger, programmers can:

- View mixed C/C++ and assembly code (interleaved source and object information)
- Insert break points
- Set conditional breakpoints on registers, memory, and stacks
- Trace instruction execution
- Perform linear or statistical profiling of program execution
- Fill, dump, and graphically plot the contents of memory
- Source level debugging
- Create custom debugger windows

The VisualDSP++ IDE lets programmers define and manage DSP software development. Its dialog boxes and property pages let programmers configure and manage all of the ADSP-219x development tools, including the syntax highlighting in the VisualDSP++ editor. This capability permits:

- Control how the development tools process inputs and generate outputs.
- Maintain a one-to-one correspondence with the tool's command line switches.

Analog Devices DSP emulators use the IEEE 1149.1 JTAG test access port of the ADSP-2191M processor to monitor and control the target board processor during emulation. The emulator provides full-speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the ADSP-219x processor family. Hardware tools include ADSP-219x PC plug-in cards. Third party software tools include DSP libraries, real-time operating systems, and block diagram design tools.

### Designing an Emulator-Compatible DSP Board (Target)


The White Mountain DSP (Product Line of Analog Devices, Inc.) family of emulators are tools that every DSP developer needs to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1 JTAG Test Access Port (TAP) on each JTAG DSP. The emulator uses the TAP to access the internal features of the DSP, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The DSP must be halted to send data and commands, but once an operation has been completed by the emulator, the DSP system is set running at full speed with no impact on system timing.

To use these emulators, the target's design must include the interface between an Analog Devices JTAG DSP and the emulation header on a custom DSP target board.

## Target Board Header

The emulator interface to an Analog Devices JTAG DSP is a 14-pin header, as shown in Figure 4. The customer must supply this header on the target board in order to communicate with the emulator. The interface consists of a standard dual row 0.025" square post header, set on  $0.1" \times 0.1$ " spacing, with a minimum post length of 0.235". Pin 3 is the key position used to prevent the pod from being inserted backwards. This pin must be clipped on the target board.

Also, the clearance (length, width, and height) around the header must be considered. Leave a clearance of at least 0.15" and 0.10" around the length and width of the header, and reserve a height clearance to attach and detach the pod connector.





As can be seen in Figure 4, there are two sets of signals on the header. There are the standard JTAG signals TMS, TCK, TDI, TDO, TRST, and EMU used for emulation purposes (via an emulator). There are also secondary JTAG signals BTMS, BTCK, BTDI, and BTRST that are optionally used for board-level (boundary scan) testing.

When the emulator is not connected to this header, place jumpers across BTMS, BTCK, BTRST, and BTDI as shown in Figure 5. This holds the JTAG signals in the correct state to allow the DSP to run free. Remove all the jumpers when connecting the emulator to the JTAG header.




Figure 5. JTAG Target Board Connector with No Local Boundary Scan

## JTAG Emulator Pod Connector

Figure 6 details the dimensions of the JTAG pod connector at the 14-pin target end. Figure 7 displays the keep-out area for a target board header. The keep-out area allows the pod connector to properly seat onto the target board header. This board area should contain no components (chips, resistors, capacitors, etc.). The dimensions are referenced to the center of the 0.25" square post pin.




Figure 6. JTAG Pod Connector Dimensions




Figure 7. JTAG Pod Connector Keep-Out Area

#### Design-for-Emulation Circuit Information

For details on target board design issues including: single processor connections, multiprocessor scan chains, signal buffering, signal termination, and emulator pod logic, see the *EE-68: Analog Devices JTAG Emulation Technical Reference* on the Analog Devices website (www.analog.com)—use site search on "EE-68." This document is updated regularly to keep pace with improvements to emulator support.

#### Additional Information

This data sheet provides a general overview of the ADSP-2191M architecture and functionality. For detailed information on the core architecture of the ADSP-219x family, refer to the *ADSP-219x/2191 DSP Hardware Reference*. For details on the instruction set, refer to the *ADSP-219x Instruction Set Reference*.

#### PIN FUNCTION DESCRIPTIONS

ADSP-2191M pin definitions are listed in Table 7. All ADSP-2191M inputs are asynchronous and can be asserted asynchronously to CLKIN (or to TCK for TRST).

Tie or pull unused inputs to V<sub>DDEXT</sub> or GND, except for ADDR21–0, DATA15–0, PF7-0, and inputs that have internal pull-up or pull-down resistors (TRST, BMODE0, BMODE1, OPMODE, BYPASS, TCK, TMS, TDI, and RESET)—these pins can be left floating. These pins have a logic-level hold circuit that prevents input from floating internally.

The following symbols appear in the Type column of Table : G = Ground, I = Input, O = Output, P = Power Supply, and T = Three-State.

Pin	Туре	Function
A21-0	O/T	External Port Address Bus
D7–0	I/O/T	External Port Data Bus, least significant 8 bits
D15	I/O/T	Data 15 (if 16-bit external bus)/Programmable Flags 15 (if 8-bit external bus)/SPI1 Slave
/PF15	I/O	Select output 7 (if 8-bit external bus, when SPI1 enabled)
/SPI1SEL7	Ι	
D14	I/O/T	Data 14 (if 16-bit external bus)/Programmable Flags 14 (if 8-bit external bus)/SPI0 Slave
/PF14	I/O	Select output 7 (if 8-bit external bus, when SPI0 enabled)
/SPI0SEL7	Ι	
D13	I/O/T	Data 13 (if 16-bit external bus)/Programmable Flags 13 (if 8-bit external bus)/SPI1 Slave
/PF12	I/O	Select output 6 (if 8-bit external bus, when SPI1 enabled)
/SPI1SEL6	Ι	
D12	I/O/T	Data 12 (if 16-bit external bus)/Programmable Flags 12 (if 8-bit external bus)/SPI0 Slave
/PF12	I/O	Select output 6 (if 8-bit external bus, when SPI0 enabled)
/SPI0SEL6	Ι	
D11	I/O/T	Data 11 (if 16-bit external bus)/Programmable Flags 11 (if 8-bit external bus)/SPI1 Slave
/PF11	I/O	Select output 5 (if 8-bit external bus, when SPI1 enabled)
/SPI1SEL5	Ι	
D10	I/O/T	Data 10 (if 16-bit external bus)/Programmable Flags 10 (if 8-bit external bus)/SPI0 Slave
/PF10	I/O	Select output 5 (if 8-bit external bus, when SPI0 enabled)
/SPI0SEL5	Ι	
D9	I/O/T	Data 9 (if 16-bit external bus)/Programmable Flags 9 (if 8-bit external bus)/SPI1 Slave Select
/PF9	I/O	output 4 (if 8-bit external bus, when SPI1 enabled)
/SPI1SEL4	Ι	
D8	I/O/T	Data 8 (if 16-bit external bus)/Programmable Flags 8 (if 8-bit external bus)/SPI0 Slave Select
/PF8	I/O	output 4 (if 8-bit external bus, when SPI0 enabled)
/SPI0SEL4	Ι	
PF7	I/O/T	Programmable Flags 7/SPI1 Slave Select output 3 (when SPI0 enabled)/Divisor Frequency
/SPI1SEL3	Ι	(divisor select for PLL input during boot)
/DF	Ι	
PF6	I/O/T	Programmable Flags 6/SPI0 Slave Select output 3 (when SPI0 enabled)/Multiplier Select 6
/SPI0SEL3	Ι	(during boot)
/MSEL6	Ι	

#### Table 7. Pin Function Descriptions

Table 7.	Pin	Function	Descriptions	(continued)
----------	-----	----------	--------------	-------------

Pin	Туре	Function
PF5	I/O/T	Programmable Flags 5/SPI1 Slave Select output 2 (when SPI0 enabled)/Multiplier Select 5
/SPI1SEL2	Ι	(during boot)
/MSEL5	Ι	
PF4	I/O/T	Programmable Flags 4/SPI0 Slave Select output 2 (when SPI0 enabled)/Multiplier Select 4
/SPI0SEL2	Ι	(during boot)
/MSEL4	Ι	
PF3	I/O/T	Programmable Flags 3/SPI1 Slave Select output 1 (when SPI0 enabled)/Multiplier Select 3
/SPI1SEL1	Ι	(during boot)
/MSEL3	I	
PF2	I/O/T	Programmable Flags 2/SPI0 Slave Select output 1 (when SPI0 enabled)/Multiplier Select 2
/SPI0SEL1	Ι	(during boot)
/MSEL2	Ι	
PF1	I/O/T	Programmable Flags 1/SPI1 Slave Select input (when SPI1 enabled)/Multiplier Select 1
/SPISS1	Ι	(during boot)
/MSEL1	Ι	
PF0	I/O/T	Programmable Flags 0/SPI0 Slave Select input (when SPI0 enabled)/Multiplier Select 0
/SPISS0	Ι	(during boot)
/MSEL0	Ι	
RD	O/T	External Port Read Strobe
WR	O/T	External Port Write Strobe
ACK	I	External Port Access Ready Acknowledge
BMS	O/T	External Port Boot Space Select
IOMS	O/T	External Port IO Space Select
$\frac{10110}{MS3-0}$	O/T	External Port Memory Space Selects
BR	I	External Port Bus Request
BG	0	External Port Bus Grant
BGH	0	External Port Bus Grant Hang
HAD15–0	I/O/T	Host Port Multiplexed Address and Data Bus
HA16	I	Host Port MSB of Address Bus
HACK_P	I	Host Port ACK Polarity
HRD	I	Host Port Read Strobe
HWR	I	Host Port Write Strobe
HACK	0	Host Port Access Ready Acknowledge
HALE	I	Host Port Address Latch Strobe or Address Cycle Control
HCMS	I	Host Port Internal Memory–Internal I/O Memory–Boot Memory Select
HCIOMS	I	Host Port Internal I/O Memory Select
CLKIN	I	Clock Input/Oscillator input
XTAL	0	Oscillator output
BMODE1-0	I	Boot Mode 1–0. The BMODE1 and BMODE0 pins have 85 k $\Omega$ internal pull-up resistors.
OPMODE	Ī	Operating Mode. The OPMODE pin has a 85 k $\Omega$ internal pull-up resistor.
CLKOUT	0	Clock Output
BYPASS	I	Phase-Lock-Loop (PLL) Bypass mode. The BYPASS pin has a 85 k $\Omega$ internal pull-up resistor.
RCLK1-0	I/O/T	SPORT1–0 Receive Clock
RCLK2/SCK1	I/O/T	SPORT2 Receive Clock/SPI1 Serial Clock
RFS1–0	I/O/T	SPORT1–0 Receive Frame Sync
RFS2/MOSI1	I/O/T	SPORT2 Receive Frame Sync/SPI1 Master-Output, Slave-Input data
TCLK1-0	I/O/T	SPORT1–0 Transmit Clock
TCLK2/SCK0	I/O/T	SPORT2 Transmit Clock/SPI0 Serial Clock
TFS1-0	I/O/T	SPORT1–0 Transmit Frame Sync
TFS2/MOSI0	I/O/T	SPORT2 Transmit Frame Sync/SPI0 Master-Output, Slave-Input data
DR1-0	I/O/ I I/T	SPORT1–0 Serial Data Receive
DR1 0 DR2/MISO1	I/O/T	SPORT2 Serial Data Receive/SPI1 Master-Input, Slave-Output data
DT1-0	0/T	SPORT1–0 Serial Data Transmit
DT2/MISO0	I/O/T	SPORT2 Serial Data Transmit/SPI0 Master-Input, Slave-Output data
TMR2-0	I/O/T I/O/T	Timer output or capture
1 11112 -0	1/0/1	

Pin	Туре	Function
RXD	Ι	UART Serial Receive Data
TXD	0	UART Serial Transmit Data
RESET	Ι	Processor Reset. Resets the ADSP-2191M to a known state and begins execution at the program memory location specified by the hardware reset vector address. The $\overline{\text{RESET}}$ input must be asserted (low) at powerup. The RESET pin has an 85 k $\Omega$ internal pull-up resistor.
ТСК	Ι	Test Clock (JTAG). Provides a clock for JTAG boundary scan. The TCK pin has an 85 k $\Omega$ internal pull-up resistor.
TMS	Ι	Test Mode Select (JTAG). Used to control the test state machine. The TMS pin has an 85 k $\Omega$ internal pull-up resistor.
TDI	Ι	Test Data Input (JTAG). Provides serial data for the boundary scan logic. The TDI pin has a $85 \text{ k}\Omega$ internal pull-up resistor.
TDO	0	Test Data Output (JTAG). Serial scan output of the boundary scan path.
TRST	I	Test Reset (JTAG). Resets the test state machine. TRST must be asserted (pulsed low) after powerup or held low for proper operation of the ADSP-2191M. The TRST pin has a 65 k $\Omega$ internal pull-down resistor.
EMU	0	Emulation Status (JTAG). Must be connected to the ADSP-2191M emulator target board connector only.
V <sub>DDINT</sub>	Р	Core Power Supply. Nominally 2.5 V dc and supplies the DSP's core processor. (four pins)
V <sub>DDEXT</sub>	Р	I/O Power Supply. Nominally 3.3 V dc. (nine pins)
GND	G	Power Supply Return. (twelve pins)
NC		Do Not Connect. Reserved pins that must be left open and unconnected.

 Table 7. Pin Function Descriptions (continued)

# ADSP-2191M Specifications

# **RECOMMENDED OPERATING CONDITIONS**

			K Grade (	(Commercial)	B Grade (	Industrial)	
Parameter <sup>1</sup>		Test Conditions	Min	Max	Min	Max	Unit
V <sub>DDINT</sub>	Internal (Core) Supply Voltage		2.37	2.63	2.37	2.63	V
V <sub>DDEXT</sub>	External (I/O) Supply Voltage		2.97	3.6	2.97	3.6	v
V <sub>IH</sub>	High Level Input Voltage	(a) $V_{DDINT} = max$ , $V_{DDEXT} = max$		$V_{DDEXT}$ +0.3	2.0	$V_{DDEXT}$ +0.3	V
V <sub>IL</sub>	Low Level Input Voltage	(a) $V_{DDINT} = min$ , $V_{DDEXT} = min$		0.8	-0.3	0.8	V
T <sub>AMB</sub>	Ambient Operating Temperature		0	70	-40	+85	°C

<sup>1</sup>Specifications subject to change without notice.

# **ELECTRICAL CHARACTERISTICS**

			K and B	Grades		
Parameter <sup>1</sup>		Test Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	High Level Output Voltage <sup>2</sup>	@ V <sub>DDEXT</sub> = min, I <sub>OH</sub> = -0.5 mA	2.4			V
V <sub>OL</sub>	Low Level Output Voltage <sup>2</sup>				0.4	v
I <sub>IH</sub>	High Level Input Current <sup>3, 4</sup>				10	μΑ
I <sub>IL</sub>	Low Level Input Current <sup>3, 5</sup>				10	μΑ
I <sub>IHP</sub>	High Level Input Current <sup>5</sup>		30		100	μΑ
I <sub>ILP</sub>	Low Level Input Current <sup>4</sup>		20		70	μΑ
I <sub>OZH</sub>	Three-State Leakage Current <sup>6</sup>				10	μΑ
I <sub>OZL</sub>	Three-State Leakage Current <sup>6</sup>				10	μΑ
C <sub>IN</sub>	Input Capacitance <sup>7, 8</sup>	$f_{IN} = 0 V$ $f_{IN} = 1 \text{ MHz},$ $T_{CASE} = 25^{\circ}\text{C},$ $V_{IN} = 2.5 \text{ V}$			8	pF

<sup>1</sup>Specifications subject to change without notice.

<sup>2</sup>Applies to output and bidirectional pins: DATA15–0, ADDR21–0, HAD15–0, MS3–0, IOMS, RD, WR, CLKOUT, HACK, PF7–0, TMR2–0, BGH, BG, DT0, DT1, DT2/MISO0, TCLK0, TCLK1, TCLK2/SCK0, RCLK0, RCLK1, RCLK2/SCK1, TFS0, TFS1, TFS2/MOSI0, RFS0, RFS1, RFS2/MOSI1, BMS, TD0, TXD, EMU, DR2/MISO1.

<sup>3</sup>Applies to input pins: ACK, BR, HCMS, HCIOMS, HA16, HALE, HRD, HWR, CLKIN, DR0, DR1, RXD, HACK\_P.

<sup>4</sup>Applies to input pins with internal pull-ups: BMODE0, BMODE1, OPMODE, BYPASS, TCK, TMS, TDI, RESET.

<sup>5</sup>Applies to input pin with internal pull-down: TRST.

<sup>7</sup>Applies to all signal pins.

<sup>8</sup>Guaranteed, but not tested.

<sup>&</sup>lt;sup>6</sup>Applies to three-statable pins: DATA15–0, ADDR21–0, MS3–0, RD, WR, PF7–0, BMS, IOMS, TFSx, RFSx, TDO, EMU, TCLKx, RCLKx, DTx, HAD15–0, TMR2–0.

#### ABSOLUTE MAXIMUM RATINGS

 $\begin{array}{l} V_{DDINT} \mbox{ Internal (Core) Supply Voltage}^{1,2} \dots -0.3 \ V \ to \ 3.0 \ V \\ V_{DDEXT} \ External (I/O) \ Supply \ Voltage \ \dots \ -0.3 \ V \ to \ 4.6 \ V \\ V_{IL} - V_{IH} \ Input \ Voltage \ \dots \ -0.5 \ V \ to \ V_{DDEXT} + 0.5 \ V \\ V_{OL} - V_{OH} \ Output \ Voltage \ Swing \ -0.5 \ V \ to \ V_{DDEXT} + 0.5 \ V \\ T_{STORE} \ Storage \ Temperature \ Range \ \dots \ -65^{\circ}C \ to \ 150^{\circ}C \\ T_{LEAD} \ Lead \ Temperature \ of \ ST-144 \ (5 \ seconds) \ \dots \ 185^{\circ}C \end{array}$ 

<sup>1</sup>Specifications subject to change without notice.

<sup>2</sup>Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ESD SENSITIVITY

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADSP-2191M features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



#### **Power Dissipation**

Using the operation-versus-current information in Table 8, designers can estimate the ADSP-2191M's internal power supply  $(V_{DDINT})$  input current for a specific application, according to the formula for  $I_{DDINT}$  calculation beneath Table 8. For calculation of external supply current and total supply current, see Power Dissipation on page 41.

				<b>B-Grade</b> I <sub>DDINT</sub> (mA) <sup>1</sup> CCLK = 140 MHz				
	Core		Periphera	l	Core		Periphera	l
Activity	Typ <sup>1</sup>	Max <sup>2</sup>	Typ <sup>1</sup>	Max <sup>2</sup>	Typ <sup>1</sup>	Max <sup>2</sup>	Typ <sup>1</sup>	Max <sup>2</sup>
Power Down <sup>3</sup>	100µA	600µA	0	50µA	100µA	500µA	0	50μΑ
Idle 1 <sup>4</sup>	1	2	5	8	1	2	4	7
Idle 2 <sup>5</sup>	1	2	60	70	1	2	55	62
Typical <sup>6</sup>	184	210	60	70	165	185	55	62
Peak <sup>7</sup>	215	240	60	70	195	210	55	62

#### Table 8. Operation Types Versus Input Current

<sup>1</sup>Test conditions:  $V_{DDINT}$ = 2.50 V; HCLK (peripheral clock) frequency = CCLK/2 (core clock/2) frequency;  $T_{AMB}$  = 25°C.

<sup>2</sup>Test conditions:  $V_{DDINT}$  = 2.65 V; HCLK (peripheral clock) frequency = CCLK/2 (core clock/2) frequency;  $T_{AMB}$  = 25°C.

<sup>3</sup>PLL, Core, peripheral clocks, and CLKIN are disabled.

<sup>4</sup>PLL is enabled and Core and peripheral clocks are disabled.

<sup>5</sup>Core CLK is disabled and peripheral clock is enabled.

<sup>6</sup>All instructions execute from internal memory. 50% of the instructions are repeat MACs with dual operand addressing, with changing data fetched using a linear address sequence. 50% of the instructions are type 3 instructions.

<sup>7</sup>All instructions execute from internal memory. 100% of the instructions are MACs with dual operand addressing, with changing data fetched using a linear address sequence.

 $I_{DDINT} = (\% Typical \times I_{DDINT-TYPICAL}) + (\% Idle \times I_{DDINT-IDLE}) + (\% Power \ Down \times I_{DDINT-PWRDWN})$ 

# ADSP-2191M TIMING SPECIFICATIONS

This section contains timing information for the DSP's external signals. Use the exact information given. Do not attempt to derive parameters from the addition or subtraction of other information. While addition or subtraction would yield meaningful results for an individual device, the values given in this datasheet reflect statistical variations and worst cases. Consequently, parameters cannot be added meaningfully to derive longer times.

*Switching characteristics* specify how the processor changes its signals. No control is possible over this timing; circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics indicate what the processor will do in a given circumstance. Switching characteristics can also be used to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

*Timing requirements* apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

#### Clock In and Clock Out Cycle Timing

Table 9 and Figure 8 describe clock and reset operations. Combinations of CLKIN and clock multipliers must not select core/peripheral clocks in excess of 160/80 MHz for commercial grade and 140/70 MHz for industrial grade, when the peripheral clock rate is one-half the core clock rate. If the peripheral clock rate is equal to the core clock rate, the maximum peripheral clock rate is 80 MHz for both commercial and industrial grade parts. The peripheral clock is supplied to the CLKOUT pins.

When changing from bypass mode to PLL mode, allow 512 HCLK cycles for the PLL to stabilize.

#### Table 9. Clock In and Clock Out Cycle Timing

Parameter		Min	Max	Unit
Switching C	haracteristics			
tCKOD	CLKOUT Delay from CLKIN	0	5.8	ns
t <sub>CKO</sub>	CLKOUT Period <sup>1</sup>	12.5		ns
Timing Requ	uirements			
t <sub>CK</sub>	CLKIN Period <sup>2, 3</sup>	10	200	ns
t <sub>CKL</sub>	CLKIN Low Pulse	4.5		ns
t <sub>CKH</sub>	CLKIN High Pulse	4.5		ns
t <sub>WRST</sub>	<b>RESET</b> Asserted Pulsewidth Low	200t <sub>CLKOUT</sub>		ns
t <sub>MSS</sub>	MSELx/BYPASS Stable Before RESET Deasserted Setup	40		μs
t <sub>MSH</sub>	MSELx/BYPASS Stable After RESET Deasserted Hold	1000		ns
t <sub>MSD</sub>	MSELx/BYPASS Stable After RESET Asserted		200	ns
t <sub>PFD</sub>	Flag Output Disable Time After RESET Asserted		10	ns

<sup>1</sup>CLKOUT jitter can be as great as 8 ns when CLKOUT frequency is less than 20 MHz. For frequencies greater than 20 MHz, jitter is less than 1 ns. <sup>2</sup>In clock multiplier mode and MSEL6–0 set for 1:1 (or CLKIN=CCLK),  $t_{CK}=t_{CCLK}$ .

<sup>3</sup>In bypass mode,  $t_{CK} = t_{CCLK}$ .




Figure 8. Clock In and Clock Out Cycle Timing

## Programmable Flags Cycle Timing

Table 10 and Figure 9 describe Programmable Flag operations.

## Table 10. Programmable Flags Cycle Timing

Paramet	er	Min	Max	Unit
Switching t <sub>DFO</sub> t <sub>HFO</sub>	<i>Characteristics</i> Flag Output Delay with Respect to CLKOUT Flag Output Hold After CLKOUT High		7 6	ns ns
Timing R	lequirement			
t <sub>HFI</sub>	Flag Input Hold is asynchronous	3		ns




Figure 9. Programmable Flags Cycle Timing

## Timer PWM\_OUT Cycle Timing

Table 11 and Figure 10 describe timer expired operations. The input signal is asynchronous in "width capture mode" and has an absolute maximum input frequency of 40 MHz.

#### Table 11. Timer PWM\_OUT Cycle Timing

Switching Characteristic $t_{\rm UTO}$ Timer Pulsewidth Output <sup>1</sup> 12.5 (2 <sup>32</sup> -1) cycles ns	Parameter	Min	Max	Unit
turo Timer Pulsewidth Output <sup>1</sup> 12.5 $(2^{32}-1)$ cycles ns	Switching Characteristic			
	t <sub>HTO</sub> Timer Pulsewidth Output <sup>1</sup>	12.5	$(2^{32}-1)$ cycles	ns

<sup>1</sup>The minimum time for  $t_{\text{HTO}}$  is one cycle, and the maximum time for  $t_{\text{HTO}}$  equals (2<sup>32</sup>-1) cycles.




Figure 10. Timer PWM\_OUT Cycle Timing

#### External Port Write Cycle Timing

Table 12 and Figure 11 describe external port write operations.

The external port lets systems extend read/write accesses in three ways: waitstates, ACK input, and combined waitstates and ACK. To add waits with ACK, the DSP must see ACK low at the rising edge of EMI clock. ACK low causes the DSP to wait, and the DSP requires two EMI clock cycles after ACK goes high to finish the access. For more information, see the External Port chapter in the *ADSP-219x/2191 DSP Hardware Reference*.

Table 12.	External	Port	Write	Cycle	Timing
-----------	----------	------	-------	-------	--------

Parameter	<b>,1</b> , 2	Min	Max	Unit
	Characteristics Chip Select Asserted to WR Asserted Delay Address Valid to WR Setup and Delay WR Deasserted to Chip Select Deasserted WR Deasserted to Address Invalid WR Strobe Pulsewidth WR to Data Enable Access Delay WR to Data Disable Access Delay Data Valid to WR Deasserted Setup WR Deasserted to Data Invalid Hold Time; E_WHC <sup>4</sup> WR Deasserted to Data Invalid Hold Time; E_WHC <sup>4</sup> WR Deasserted to WR, RD Asserted	Min 0.5 $t_{HCLK}$ -4 0.5 $t_{HCLK}$ -3 0.5 $t_{HCLK}$ -4 0.5 $t_{HCLK}$ -3 $t_{HCLK}$ -2+W <sup>3</sup> 0.5 $t_{HCLK}$ -3 $t_{HCLK}$ +1+W <sup>3</sup> 3.4 $t_{HCLK}$ +3.4 $t_{HCLK}$ +3.4	Max 0 $0.5t_{HCLK}+4$ $t_{HCLK}+7+W^3$	Unit ns ns ns ns ns ns ns ns ns ns ns ns ns
Timing Req	nuirements			
t <sub>AKW</sub>	ACK Strobe Pulsewidth	12.5		ns
t <sub>DWSAK</sub>	ACK Delay from $\overline{WR}$ Low	0		ns

 $t_{HCLK}$  is the peripheral clock period.

<sup>2</sup>These are timing parameters that are based on worst-case operating conditions.

 $^{3}W$  = (number of waitstates specified in wait register) × t<sub>HCLK</sub>.

<sup>4</sup>Write hold cycle–memory select control registers (MS  $\times$  CTL).




Figure 11. External Port Write Cycle Timing

## External Port Read Cycle Timing

Table 13 and Figure 12 describe external port read operations. For additional information on the ACK signal, see the discussion on page 23.

Paramete	<b>r</b> <sup>1, 2</sup>	Min	Max	Unit
Switching (	Characteristics			
t <sub>CSRS</sub>	Chip Select Asserted to RD Asserted Delay	0.5t <sub>HCLK</sub> -3		ns
t <sub>ARS</sub>	Address Valid to RD Setup and Delay	0.5t <sub>HCLK</sub> -3		ns
t <sub>RSCS</sub>	RD Deasserted to Chip Select Deasserted Setup	$\begin{array}{c} 0.5t_{\rm HCLK} - 2 \\ t_{\rm HCLK} - 2 + W^3 \end{array}$		ns
t <sub>RW</sub>	RD Strobe Pulsewidth	$t_{HCLK} - 2 + W^3$		ns
t <sub>RSA</sub>	RD Deasserted to Address Invalid Setup	0.5t <sub>HCLK</sub> -2		ns
t <sub>RWR</sub>	$\overline{\text{RD}}$ Deasserted to $\overline{\text{WR}}$ , $\overline{\text{RD}}$ Asserted	t <sub>HCLK</sub>		
Timing Red	quirements			
t <sub>AKW</sub>	ACK Strobe Pulsewidth	t <sub>HCLK</sub>		ns
t <sub>RDA</sub>	RD Asserted to Data Access Setup		$t_{HCLK} - 4 + W^3$	ns
t <sub>ADA</sub>	Address Valid to Data Access Setup		$t_{ m HCLK} - 4 + W^3$ $t_{ m HCLK} + W^3$ $t_{ m HCLK} + W^3$	ns
t <sub>SDA</sub>	Chip Select Asserted to Data Access Setup		t <sub>HCLK</sub> +W <sup>3</sup>	ns
t <sub>SD</sub>	Data Valid to RD Deasserted Setup	7		ns
t <sub>HRD</sub>	RD Deasserted to Data Invalid Hold	0		ns
t <sub>DRSAK</sub>	ACK Delay from $\overline{\text{RD}}$ Low	0		ns

<sup>1</sup>t<sub>HCLK</sub> is the peripheral clock period. <sup>2</sup>These are timing parameters that are based on worst-case operating conditions.

 $^{3}W$  = (number of waitstates specified in wait register) × t<sub>HCLK</sub>.




Figure 12. External Port Read Cycle Timing

## External Port Bus Request and Grant Cycle Timing

Table 14 and Figure 13 describe external port bus request and bus grant operations.

Paramete	<b>r</b> <sup>1, 2</sup>	Min	Max	Unit
Switching t <sub>SD</sub> t <sub>SE</sub> t <sub>DBG</sub> t <sub>EBG</sub> t <sub>DBH</sub> t <sub>EBH</sub>	Characteristics CLKOUT High to xMS, Address, and RD/WR Disable CLKOUT Low to xMS, Address, and RD/WR Enable CLKOUT High to BG Asserted Setup CLKOUT High to BGH Asserted Hold Time CLKOUT High to BGH Asserted Setup CLKOUT High to BGH Deasserted Hold Time	0 0 0 0 0	0.5t <sub>HCLK</sub> +1 4 4 4 4 4 4	ns ns ns ns ns ns
Timing Re t <sub>BS</sub> t <sub>BH</sub>	<i>quirements</i> BR Asserted to CLKOUT High Setup CLKOUT High to BR Deasserted Hold Time	4.6 0		ns ns

<sup>1</sup>t<sub>HCLK</sub> is the peripheral clock period.
 <sup>2</sup>These are timing parameters that are based on worst-case operating conditions.




Figure 13. External Port Bus Request and Grant Cycle Timing

### Host Port ALE Mode Write Cycle Timing

Table 15 and Figure 14 describe Host port write operations in Address Latch Enable (ALE) mode. For more information on ACK, Ready, ALE, and ACC mode selection, see the Host port modes description on page 8.

Parameter		Min	Max	Unit
Switching Cl	haracteristics			
t <sub>WHKS1</sub>	HWR Asserted to HACK Asserted (Setup, ACK Mode) First Byte	10	$5t_{\text{HCLK}} + t_{\text{NH}}^{1}$	ns
t <sub>WHKS2</sub> t <sub>WHKH</sub>	$\frac{1}{\text{HWR}}$ Asserted to HACK Asserted (Setup, ACK Mode) <sup>2</sup> HWR Deasserted to HACK Deasserted (Hold, ACK Mode)		10 10	ns ns
t <sub>WHS</sub> t <sub>WHH</sub>	HWR Asserted to HACK Asserted (Setup, Ready Mode) HWR Asserted to HACK Deasserted (Hold, Ready Mode) First Byte	0	10 5t <sub>HCLK</sub> +t <sub>NH</sub> <sup>1</sup>	ns ns
Timing Requ	irements			
t <sub>CSAL</sub>	HCMS or HCIOMS Asserted to HALE Asserted	0		ns
t <sub>ALPW</sub>	HALE Asserted Pulsewidth	4		ns
t <sub>ALCSW</sub>	HALE Deasserted to HCMS or HCIOMS Deasserted	1		ns
t <sub>WCSW</sub>	HWR Deasserted to HCMS or HCIOMS Deasserted	0		ns
t <sub>ALW</sub>	HALE Deasserted to HWR Asserted	1		ns
t <sub>WCS</sub>	HWR Deasserted (After Last Byte) to HCMS or HCIOMS Deasserted (Ready for Next Write)	0		ns
t <sub>HKWD</sub>	HACK Asserted to HWR Deasserted (Hold, ACK Mode)	1.5		ns
t <sub>AALS</sub>	Address Valid to HALE Deasserted (Setup)	2		ns
t <sub>ALAH</sub>	HALE Deasserted to Address Invalid (Hold)	4		ns
t <sub>DWS</sub>	Data Valid to HWR Deasserted (Setup)	4		ns
t <sub>WDH</sub>	HWR Deasserted to Data Invalid (Hold)	1		ns

#### Table 15. Host Port ALE Mode Write Cycle Timing

 $^{1}t_{NH}$  are peripheral bus latencies (n ×  $t_{HCLK}$ ); these are internal DSP latencies related to the number of peripheral DMAs attempting to access DSP memory at the same time.

 $^{2}$ Measurement is for the second, third, or fourth byte of a host write transaction. The quantity of bytes to complete a host write transaction is dependent on the data bus size (8 or 16 bits) and the data type (16 or 24 bits).




Figure 14. Host Port ALE Mode Write Cycle Timing

## Host Port ACC Mode Write Cycle Timing

Table 16 and Figure 15 describe Host port write operations in Address Cycle Control (ACC) mode. For more information on ACK, Ready, ALE, and ACC mode selection, see the Host port modes description on page 8.

Parameter		Min	Max	Unit
Switching C	haracteristics			
twHKS1 twHKS2 twHKH twHS twHH twSHKS twHHKH	HWR       Asserted to HACK Asserted (ACK Mode) First Byte         HWR       Asserted to HACK Asserted (Setup, ACK Mode) <sup>2</sup> HWR       Deasserted to HACK Deasserted (Hold, ACK Mode)         HWR       Asserted to HACK Asserted (Setup, Ready Mode)         HWR       Asserted to HACK Deasserted (Hold, Ready Mode)         First Byte       HWR Asserted to HACK Asserted (Setup) During Address         Latch       HWR Deasserted to HACK Deasserted (Hold) During	10 0	$5t_{\text{HCLK}} + t_{\text{NH}}^{1}$ 12 10 10 5t_{\text{HCLK}} + t_{\text{NH}}^{1} 10 10	ns ns ns ns ns ns
	Address Latch		••	
Timing Requ	HWR Asserted to HALE Deasserted (Delay)	1.5		ns
t <sub>WAL</sub> t <sub>CSAL</sub>	$\overline{\text{HCMS}}$ or $\overline{\text{HCIOMS}}$ Asserted to HALE Asserted (Delay)	0		ns
t <sub>ALCS</sub>	HALE Deasserted to Optional HCMS or HCIOMS Deasserted	1		ns
twcsw	HWR Deasserted to HCMS or HCIOMS Deasserted	0		ns
t <sub>ALW</sub>	HALE Asserted to HWR Asserted	0.5		ns
t <sub>CSW</sub>	HCMS or HCIOMS Asserted to HWR Asserted	0		ns
t <sub>WCS</sub>	HWR Deasserted (After Last Byte) to HCMS or HCIOMS Deasserted (Ready for Next Write)	0		ns
t <sub>ALEW</sub>	HALE Deasserted to HWR Asserted	1		ns
t <sub>HKWD</sub>	HACK Asserted to HWR Deasserted (Hold, ACK Mode)	1.5		ns
t <sub>ADW</sub>	Address Valid to HWR Asserted (Setup)	3		ns
t <sub>WAD</sub>	HWR Deasserted to Address Invalid (Hold)	3		ns
t <sub>DWS</sub>	Data Valid to HWR Deasserted (Setup)	2		ns
t <sub>WDH</sub>	HWR Deasserted to Data Invalid (Hold)	2		ns
t <sub>HKWAL</sub>	HACK Asserted to $\overline{\rm HWR}$ Deasserted (Hold) During Address Latch^2	2		ns

## Table 16. Host Port ACC Mode Write Cycle Timing

 $^{1}$ t<sub>NH</sub> are peripheral bus latencies (n × t<sub>HCLK</sub>); these are internal DSP latencies related to the number of peripheral DMAs attempting to access DSP memory at the same time.

<sup>2</sup> Measurement is for the second, third, or fourth byte of a host write transaction. The quantity of bytes to complete a host write transaction is dependent on the data bus size (8 or 16 bits) and the data type (16 or 24 bits).




Figure 15. Host Port ACC Mode Write Cycle Timing

## Host Port ALE Mode Read Cycle Timing

Table 17 and Figure 16 describe Host port read operations in Address Latch Enable (ALE) mode. For more information on ACK, Ready, ALE, and ACC mode selection, see the Host port modes description on page 8.

Parameter	•	Min	Max	Unit
Switching (	Characteristics			
t <sub>RHKS1</sub>	HRD Asserted to HACK Asserted (ACK Mode) First Byte	12t <sub>HCLK</sub>	$15t_{HCLK}+t_{NH}^{1}$	ns
t <sub>RHKS2</sub>	HRD Asserted to HACK Asserted (Setup, ACK Mode) <sup>2</sup>		12	ns
t <sub>RHKH</sub>	HRD Deasserted to HACK Deasserted (Hold, ACK Mode)		10	ns
t <sub>RHS</sub>	HRD Asserted to HACK Asserted (Setup, Ready Mode)		10	ns
t <sub>RHH</sub>	HRD Asserted to HACK Deasserted (Hold, Ready Mode)	12t <sub>HCLK</sub>	15t <sub>HCLK</sub> +t <sub>NH</sub> <sup>1</sup>	ns
	First Byte			
t <sub>RDH</sub>	HRD Deasserted to Data Invalid (Hold)	1		ns
t <sub>RDD</sub>	HRD Deasserted to Data Disable		10	ns
Timing Req	uirements			
t <sub>CSAL</sub>	HCMS or HCIOMS Asserted to HALE Asserted (Delay)	0		ns
t <sub>ALCS</sub>	HALE Deasserted to Optional HCMS or HCIOMS	1		ns
	Deasserted			
t <sub>RCSW</sub>	HRD Deasserted to HCMS or HCIOMS Deasserted	0		ns
t <sub>ALR</sub>	HALE Deasserted to HRD Asserted	5		ns
t <sub>RCS</sub>	$\overline{\text{HRD}}$ Deasserted (After Last Byte) to $\overline{\text{HCMS}}$ or	0		ns
	HCIOMS Deasserted (Ready for Next Read)			
t <sub>ALPW</sub>	HALE Asserted Pulsewidth	4		ns
t <sub>HKRD</sub>	HACK Asserted to HRD Deasserted (Hold, ACK Mode)	1.5		ns
t <sub>AALS</sub>	Address Valid to HALE Deasserted (Setup)	2		ns
t <sub>ALAH</sub>	HALE Deasserted to Address Invalid (Hold)	4		ns

## Table 17. Host Port ALE Mode Read Cycle Timing

 $^{1}t_{NH}$  are peripheral bus latencies (n ×  $t_{HCLK}$ ); these are internal DSP latencies related to the number of peripherals attempting to access DSP memory at the same time.

 $^{2}$ Measurement is for the second, third, or fourth byte of a host read transaction. The quantity of bytes to complete a host read transaction is dependent on the data bus size (8 or 16 bits) and the data type (16 or 24 bits).




Figure 16. Host Port ALE Mode Read Cycle Timing

### Host Port ACC Mode Read Cycle Timing

Table 18 and Figure 17 describe Host port read operations in Address Cycle Control (ACC) mode. For more information on ACK, Ready, ALE, and ACC mode selection, see the Host port modes description on page 8.

Parameter		Min	Max	Unit
Switching C	haracteristics			
t <sub>RHKS1</sub>	HRD Asserted to HACK Asserted (ACK Mode) First Byte	12t <sub>HCLK</sub>	$15t_{HCLK}+t_{NH}^{1}$	ns
t <sub>RHKS2</sub>	$\overline{\text{HRD}}$ Asserted to HACK Asserted (Setup, ACK Mode) <sup>2</sup>		10	ns
t <sub>RHKH</sub>	HRD Deasserted to HACK Deasserted (Hold, ACK Mode)		10	ns
t <sub>RHS</sub>	HRD Asserted to HACK Asserted (Setup, Ready Mode)		10	ns
t <sub>RHH</sub>	HRD Asserted to HACK Deasserted (Hold, Ready Mode)	12t <sub>HCLK</sub>	15t <sub>HCLK</sub> +t <sub>NH</sub> <sup>1</sup>	ns
	First Byte			
t <sub>RDH</sub>	HRD Deasserted to Data Invalid (Hold)	1		ns
twshks	HWR Asserted to HACK Asserted (Setup) During Address		10	ns
	Latch			
t <sub>WHHKH</sub>	HWR Deasserted to HACK Deasserted (Hold) During		10	ns
	Address Latch			
t <sub>RDD</sub>	HRD Deasserted to Data Disable		10	ns
Timing Requ	uirements			
t <sub>CSAL</sub>	HCMS or HCIOMS Asserted to HALE Asserted (Delay)	0		ns
t <sub>ALCS</sub>	HALE Deasserted to Optional HCMS or HCIOMS	1		ns
	Deasserted			
t <sub>RCSW</sub>	HRD Deasserted to HCMS or HCIOMS Deasserted	0		ns
t <sub>ALW</sub>	HALE Asserted to HWR Asserted	0.5		ns
t <sub>ALER</sub>	HALE Deasserted to HWR Asserted	1		ns
t <sub>CSR</sub>	HCMS or HCIOMS Asserted to HRD Asserted	0		ns
t <sub>RCS</sub>	HRD Deasserted (After Last Byte) to HCMS or	0		ns
	HCIOMS Deasserted (Ready for Next Read)			
t <sub>WAL</sub>	HWR Deasserted to HALE Deasserted (Delay)	2.5		ns
t <sub>HKRD</sub>	HACK Asserted to $\overline{\mathrm{HRD}}$ Deasserted (Hold, ACK Mode)	1.5		ns
t <sub>ADW</sub>	Address Valid to HWR Deasserted (Setup)	2		ns
t <sub>WAD</sub>	HWR Deasserted to Address Invalid (Hold)	1		ns
t <sub>HKWAL</sub>	HACK Asserted to $\overline{HWR}$ Deasserted (Hold) During Address	2		ns
	Latch <sup>2</sup>			

### Table 18. Host Port ACC Mode Read Cycle Timing

 $^{1}t_{NH}$  are peripheral bus latencies (n ×  $t_{HCLK}$ ); these are internal DSP latencies related to the number of peripherals attempting to access DSP memory at the same time.

 $^{2}$ Measurement is for the second, third, or fourth byte of a host read transaction. The quantity of bytes to complete a host read transaction is dependent on the data bus size (8 or 16 bits) and the data type (16 or 24 bits).




Figure 17. Host Port ACC Mode Read Cycle Timing

#### Serial Ports

Table 19 and Figure 18 describe SPORT transmit and receive operations, while Figure 19 and Figure 20 describe SPORT Frame Sync operations.

## Table 19. Serial Ports<sup>1, 2</sup>

Parameter		Min	Max	Unit
External C	lock			
Timing Req	uirements			
t <sub>SFSE</sub>	TFS/RFS Setup Before TCLK/RCLK <sup>3</sup>	4		ns
t <sub>HFSE</sub>	TFS/RFS Hold After TCLK/RCLK <sup>3</sup>	4		ns
t <sub>SDRE</sub>	Receive Data Setup Before RCLK <sup>3</sup>	1.5		ns
t <sub>HDRE</sub>	Receive Data Hold After RCLK <sup>3</sup>	4		ns
t <sub>SCLKW</sub>	TCLK/RCLK Width	0.5t <sub>HCLK</sub> -1		ns
t <sub>SCLK</sub>	TCLK/RCLK Period	2t <sub>HCLK</sub>		ns
Internal Cl	ock			
Timing Req				
t <sub>SFSI</sub>	TFS Setup Before TCLK <sup>4</sup> ; RFS Setup Before RCLK <sup>3</sup>	4		ns
t <sub>HFSI</sub>	TFS/RFS Hold After TCLK/RCLK <sup>3</sup>	3		ns
t <sub>SDRI</sub>	Receive Data Setup Before RCLK <sup>3</sup>	2		ns
t <sub>HDRI</sub>	Receive Data Hold After RCLK <sup>3</sup>	5		ns
External or	Internal Clock			
Switching C	<i>Characteristics</i>			
t <sub>DFSE</sub>	TFS/RFS Delay After TCLK/RCLK (Internally Generated FS) <sup>4</sup>		14	ns
t <sub>HOFSE</sub>	TFS/RFS Hold After TCLK/RCLK (Internally Generated FS) <sup>4</sup>	3		ns
External C				
	Tharacteristics			
t <sub>DDTE</sub>	Transmit Data Delay After TCLK <sup>4</sup>		13.4	ns
t <sub>HDTE</sub>	Transmit Data Hold After TCLK <sup>4</sup>	4	13.1	ns
Internal Cl		-1		115
-	Characteristics Transmit Data Delay After TCLK <sup>4</sup>		13.4	-
t <sub>DDTI</sub>	Transmit Data Hold After TCLK <sup>4</sup>	4	15.4	ns
t <sub>HDTI</sub>	TCLK/RCLK Width	-	0.5+ +2.5	ns
t <sub>SCLKIW</sub>	Three-State <sup>5</sup>	0.5t <sub>HCLK</sub> -3.5	$0.5t_{HCLK}+2.5$	ns
0	haracteristics			
t <sub>DTENE</sub>	Data Enable from External TCLK <sup>4</sup>	0	12.1	ns
t <sub>DDTTE</sub>	Data Disable from External TCLK <sup>4</sup>		13	ns
t <sub>DTENI</sub>	Data Enable from Internal TCLK <sup>4</sup>	0	13	ns
t <sub>DDTTI</sub>	Data Disable from External TCLK <sup>4</sup>		12	ns
	ate Frame Sync			
Switching C	Characteristics			
t <sub>DDTLFSE</sub>	Data Delay from Late External TFS with MCE = 1, MFD = $0^{6,7}$		10.5	ns
t <sub>DTENLFSE</sub>	Data Enable from Late FS or MCE=1, MFD= $0^{6, 7}$	3.5		ns

<sup>1</sup>To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup-and-hold, 2) data delay and data setup-and-hold, and 3) SCLK width.

<sup>2</sup>Word selected timing for I<sup>2</sup>S mode is the same as TFS/RFS timing (normal framing only).


<sup>3</sup>Referenced to sample edge.

<sup>4</sup>Referenced to drive edge.


<sup>5</sup>Only applies to SPORT0/1.

<sup>6</sup>MCE=1, TFS enable, and TFS valid follow t<sub>DDTENFS</sub> and t<sub>DDTLFSE</sub>.

<sup>7</sup>If external RFSD/TFS setup to RCLK/TCLK>0.5t<sub>LSCK</sub>, t<sub>DDTLSCK</sub> and t<sub>DTENLSCK</sub> apply; otherwise t<sub>DDTLFSE</sub> and t<sub>DTENLFS</sub> apply.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK OR TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK OR TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.




Figure 18. Serial Ports





Figure 19. Serial Ports—External Late Frame Sync (Frame Sync Setup > 0.5t<sub>SCLK</sub>)



EXTERNAL RFS WITH MCE = 1, MFD = 0






Figure 20. Serial Ports—External Late Frame Sync (Frame Sync Setup < 0.5t<sub>HCLK</sub>)

#### Serial Peripheral Interface (SPI) Port—Master Timing Table 20 and Figure 21 describe SPI port master operations.

Parameter		Min	Max	Unit
Switching C	Tharacteristics			
t <sub>SDSCIM</sub>	$\overline{\text{SPIxSEL}}$ Low to First SCLK edge (x=0 or 1)	2t <sub>HCLK</sub> -3		ns
t <sub>SPICHM</sub>	Serial Clock High Period	2t <sub>HCLK</sub> -3		ns
t <sub>SPICLM</sub>	Serial Clock Low Period	2t <sub>HCLK</sub> -3		ns
t <sub>SPICLK</sub>	Serial Clock Period	4t <sub>HCLK</sub> -1		ns
t <sub>HDSM</sub>	Last SCLK Edge to $\overline{\text{SPIxSEL}}$ High (x=0 or 1)	2t <sub>HCLK</sub> -3		ns
t <sub>SPITDM</sub>	Sequential Transfer Delay	2t <sub>HCLK</sub> -2		ns
t <sub>DDSPID</sub>	SCLK Edge to Data Output Valid (Data Out Delay)	0	6	ns
t <sub>HDSPID</sub>	SCLK Edge to Data Output Invalid (Data Out Hold)	0	5	ns
Timing Req	uirements			
t <sub>SSPID</sub>	Data Input Valid to SCLK Edge (Data Input Setup)	8		ns
t <sub>HSPID</sub>	SCLK Sampling Edge to Data Input Invalid (Data In Hold)	1		ns

#### Table 20. Serial Peripheral Interface (SPI) Port-Master Timing




Figure 21. Serial Peripheral Interface (SPI) Port—Master Timing

## Serial Peripheral Interface (SPI) Port–Slave Timing

Table 21 and Figure 22 describe SPI port slave operations.

### Table 21. Serial Peripheral Interface (SPI) Port-Slave Timing

Parameter		Min	Max	Unit
Switching C	Characteristics			
t <sub>DSOE</sub>	<b>SPISS</b> Assertion to Data Out Active	0	8	ns
t <sub>DSDHI</sub>	SPISS Deassertion to Data High Impedance	0	10	ns
t <sub>DDSPID</sub>	SCLK Edge to Data Out Valid (Data Out Delay)	0	10	ns
t <sub>HDSPID</sub>	SCLK Edge to Data Out Invalid (Data Out Hold)	0	10	ns
Timing Req	uirements			
t <sub>SPICHS</sub>	Serial Clock High Period	2t <sub>HCLK</sub>		ns
t <sub>SPICLS</sub>	Serial Clock Low Period	2t <sub>HCLK</sub>		ns
t <sub>SPICLK</sub>	Serial Clock Period	4t <sub>HCLK</sub>		ns
t <sub>HDS</sub>	Last SPICLK Edge to SPISS Not Asserted	2t <sub>HCLK</sub>		ns
t <sub>SPITDS</sub>	Sequential Transfer Delay	$2t_{HCLK}+4$		ns
t <sub>SDSCI</sub>	<b>SPISS</b> Assertion to First SPICLK Edge	2t <sub>HCLK</sub>		ns
t <sub>SSPID</sub>	Data Input Valid to SCLK Edge (Data Input Setup)	1.6		ns
t <sub>HSPID</sub>	SCLK Sampling Edge to Data Input Invalid (Data In Hold)	2.4		ns




Figure 22. Serial Peripheral Interface (SPI) Port-Slave Timing

#### Universal Asynchronous Receiver-Transmitter (UART) Port—Receive and Transmit Timing

Figure 23 describes UART port receive and transmit operations. The maximum baud rate is HCLK/16. As shown in Figure 23 there is some latency between the generation internal UART interrupts and the external data operations. These latencies are negligible at the data transmission rates for the UART.




Figure 23. UART Port—Receive and Transmit Timing

### JTAG Test And Emulation Port Timing

Table 22 and Figure 24 describe JTAG port operations.

### Table 22. JTAG Port Timing

Parameter	r	Min	Max	Unit
Switching (	Characteristics TDO Delay from TCK Low		8	ns
t <sub>DSYS</sub>	System Outputs Delay After TCK Low <sup>1</sup>	0	22	ns
Timing Reg	quirements			
t <sub>TCK</sub>	TCK Period	20		ns
t <sub>STAP</sub>	TDI, TMS Setup Before TCK High		4	ns
t <sub>HTAP</sub>	TDI, TMS Hold After TCK High		4	ns
t <sub>SSYS</sub>	System Inputs Setup Before TCK Low <sup>2</sup>		4	ns
t <sub>HSYS</sub>	System Inputs Hold After TCK Low <sup>2</sup>		5	ns
t <sub>TRSTW</sub>	$\overline{\text{TRST}}$ Pulsewidth <sup>3</sup>	4t <sub>TCK</sub>		ns

<sup>1</sup>System Outputs = DATA15-0, ADDR21-0, <del>MS3-0</del>, <del>RD</del>, <del>WR</del>, ACK, CLKOUT, <del>BG</del>, PF7-0, TIMEXP, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, <del>BMS</del>.

<sup>2</sup>System Inputs = DATA15–0, ADDR21–0, RD, WR, ACK, BR, BG, PF7–0, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, CLKIN, RESET.

<sup>3</sup>50 MHz max.




Figure 24. JTAG Port Timing

#### **Output Drive Currents**

Figure 25 shows typical I-V characteristics for the output drivers of the ADSP-2191M. The curves represent the current drive capability of the output drivers as a function of output voltage.




Figure 25. Typical Drive Currents

#### **Power Dissipation**

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- Number of output pins that switch during each cycle (O)
- The maximum frequency at which they can switch (f)
- Their load capacitance (C)
- Their voltage swing (V<sub>DD</sub>)

and is calculated by the formula below.

$$P_{EXT} = O \times C \times V_{DD}^{2} \times f$$

The load capacitance includes the processor's package capacitance (C<sub>IN</sub>). The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of  $1/(2t_{CK})$ . The write strobe can switch every cycle at a frequency of  $1/t_{CK}$ . Select pins switch at  $1/(2t_{CK})$ , but selects can switch on each cycle. For example, estimate  $P_{EXT}$ with the following assumptions:

- A system with one bank of external data memory—asynchronous RAM (16-bit)
- One 64K×16 RAM chip is used with a load of 10 pF
- Maximum peripheral speed CCLK = 80 MHz, HCLK = 80 MHz
- External data memory writes occur every other cycle, a rate of 1/(4t<sub>HCLK</sub>), with 50% of the pins switching
- The bus cycle time is 80 MHz ( $t_{HCLK}$  = 12.5 nsec)

The  $P_{EXT}$  equation is calculated for each class of pins that can drive as shown in Table 23.

Pin Type	# of Pins	% Switching	×C	×f	$\times V_{DD}^{2}$	$= \mathbf{P}_{\mathrm{EXT}}$
Address	15	50	10 pF	×20 MHz	×10.9 V	= .01635 W
MSx	1	0	10 pF	×20 MHz	×10.9 V	= 0 W
WR	1	—	10 pF	×40 MHz	×10.9 V	= .00436 W
Data	16	50	10 pF	×20 MHz	×10.9 V	= .01744 W
CLKOUT	1	—	10 pF	×80 MHz	×10.9 V	= .00872 W
						P <sub>EXT</sub> =.04687 W

Table 23.  $P_{EXT}$  Calculation Example

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation with the following formula.

$$P_{TOTAL} = P_{EXT} + P_{INT}$$

Where:

- $P_{\text{EXT}}$  is from Table 23
- $P_{\text{INT}}$  is  $I_{\text{DDINT}} \times 2.5$  V, using the calculation  $I_{\text{DDINT}}$  listed in Power Dissipation on page 41.

Note that the conditions causing a worst-case  $P_{EXT}$  are different from those causing a worst-case  $P_{INT}$ . Maximum  $P_{INT}$  cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

### **Test Conditions**

The DSP is tested for output enable, disable, and hold time.

### **Output Disable Time**

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by -V is dependent on the capacitive load,  $C_L$  and the load current,  $I_L$ . This decay time can be approximated by the equation below.

$$t_{DECAY} = \frac{C_L \Delta V}{I_L}$$

The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED}$  and  $t_{DECAY}$  as shown in Figure 26. The time  $t_{MEASURED}$  is the interval from when the reference signal switches to when the output voltage decays –V from the measured output high or output low voltage. The  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with –V equal to 0.5 V.




Figure 26. Output Enable/Disable




Figure 27. Equivalent Device Loading for AC Measurements (Includes All Fixtures)



Figure 28. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

### **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time  $t_{\rm ENA}$  is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram (Figure 26). If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

#### **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate  $t_{DECAY}$  using the equation at Output Disable Time on page 41. Choose –V to be the difference between the ADSP-2191M's output voltage and the input threshold for the device requiring the hold time. A typical –V will be 0.4 V. C<sub>L</sub> is the total bus capacitance (per data line), and I<sub>L</sub> is the total leakage or three-state current (per data line). The hold time will be  $t_{DECAY}$  plus the minimum disable time (i.e.,  $t_{DATRWH}$  for the write cycle).

#### **Capacitive Loading**

Output delays and holds are based on standard capacitive loads: 50 pF on all pins (see Figure 30). The delay and hold specifications given should be derated by a factor of 1.5 ns/50 pF for loads other than the nominal value of 50 pF. Figure 28 and Figure 29 show how output rise time varies with capacitance. These figures also show graphically how output delays and holds vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see Output Disable Time on page 41.) The graphs in these figures may not be linear outside the ranges shown.




Figure 29. Typical Output Rise Time (10%-90%, V<sub>DDEXT</sub> = Minimum at Maximum Ambient Operating Temperature) vs. Load Capacitance

#### **Environmental Conditions**

The thermal characteristics in which the DSP is operating influence performance.

#### **Thermal Characteristics**

The ADSP-2191M comes in a 144-lead LQFP or 144-lead Ball Grid Array (mini-BGA) package. The ADSP-2191M is specified for an ambient temperature ( $T_{AMB}$ ) as calculated using the formula below.

To ensure that the  $T_{AMB}$  data sheet specification is not exceeded, a heatsink and/or an air flow source may be used. A heatsink should be attached to the ground plane (as close as possible to the thermal pathways) with a thermal adhesive.

$$T_{AMB} = T_{CASE} - PD \times \theta_{CA}$$




Figure 30. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature)

### Where:

- T<sub>AMB</sub> = Ambient temperature (measured near top surface of package)
- PD = Power dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under Power Dissipation).
- $\theta_{CA}$  = Value from Table 24.
- For the LQFP package:  $\theta_{JC} = 0.96^{\circ}C/W$ For the mini-BGA package:  $\theta_{JC} = 8.4^{\circ}C/W$

### Table 24. $\theta_{CA}$ Values

Airflow	0	100	200	400	600
(Linear Ft./Min.)					
Airflow	0	0.5	1	2	3
(Meters/Second)					
LQFP:	44.3	41.4	38.5	35.3	32.1
$\theta_{CA}$ (°C/W)					
Mini-BGA:	26	24	22	20.9	19.8
$\theta_{CA}$ (°C/W)					

## 144-Lead LQFP Pinout

Table 25 lists the LQFP pinout by signal name. Table 26 liststhe LQFP pinout by pin.

## Table 25. 144-Lead LQFP Pins (Alphabetically by Signal)

	Pin		Pin		Pin		Pin		Pin
Signal	No.	Signal	No.	Signal	No.	Signal	No.	Signal	No.
A0	84	BYPASS	72	GND	33	HCMS	27	TCLK1	65
A1	85	CLKIN	132	GND	54	HCIOMS	28	TCLK2	47
A2	86	CLKOUT	130	GND	55	HRD	31	TDI	75
A3	87	D0	123	GND	77	HWR	32	TDO	74
A4	88	D1	124	GND	80	IOMS	114	TFS0	59
A5	89	D2	125	GND	94	MS0	115	TFS1	66
A6	91	D3	126	GND	105	MS1	116	TFS2	48
A7	92	D4	128	GND	129	MS2	117	TMR0	43
A8	93	D5	135	GND	134	MS3	119	TMR1	44
A9	95	D6	136	HA16	23	OPMODE	83	TMR2	45
A10	96	D7	137	HACK	26	PF0	34	TMS	76
A11	97	D8	138	HACK_P	24	PF1	35	TRST	79
A12	98	D9	139	HAD0	3	PF2	36	TXD	53
A13	99	D10	140	HAD1	4	PF3	37	V <sub>DDEXT</sub>	13
A14	101	D11	141	HAD2	6	PF4	38	V <sub>DDEXT</sub>	25
A15	102	D12	142	HAD3	7	PF5	39	V <sub>DDEXT</sub>	40
A16	103	D13	144	HAD4	8	PF6	41	V <sub>DDEXT</sub>	63
A17	104	D14	1	HAD5	9	PF7	42	V <sub>DDEXT</sub>	90
A18	106	D15	2	HAD6	10	RCLK0	61	V <sub>DDEXT</sub>	100
A19	107	DR0	60	HAD7	11	RCLK1	68	V <sub>DDEXT</sub>	118
A20	108	DR1	67	HAD8	12	RCLK2	50	V <sub>DDEXT</sub>	131
A21	109	DR2	49	HAD9	14	RD	122	V <sub>DDEXT</sub>	143
ACK	120	DT0	56	HAD10	15	RESET	73	V <sub>DDINT</sub>	19
BG	111	DT1	64	HAD11	17	RFS0	62	V <sub>DDINT</sub>	58
BGH	110	DT2	46	HAD12	18	RFS1	69	V <sub>DDINT</sub>	82
BMODE0	70	EMU	81	HAD13	20	RFS2	51	V <sub>DDINT</sub>	127
BMODE1	71	GND	5	HAD14	21	RXD	52	WR	121
BMS	113	GND	16	HAD15	22	TCK	78	XTAL	133
BR	112	GND	29	HALE	30	TCLK0	57		

Pin		Pin		Pin		Pin		Pin	
No.	Signal								
1	D14	30	HALE	59	TFS0	88	A4	117	MS2
2	D15	31	HRD	60	DR0	89	A5	118	V <sub>DDEXT</sub>
3	HAD0	32	HWR	61	RCLK0	90	V <sub>DDEXT</sub>	119	MS3
4	HAD1	33	GND	62	RFS0	91	A6	120	ACK
5	GND	34	PF0	63	V <sub>DDEXT</sub>	92	A7	121	WR
6	HAD2	35	PF1	64	DT1	93	A8	122	RD
7	HAD3	36	PF2	65	TCLK1	94	GND	123	D0
8	HAD4	37	PF3	66	TFS1	95	A9	124	D1
9	HAD5	38	PF4	67	DR1	96	A10	125	D2
10	HAD6	39	PF5	68	RCLK1	97	A11	126	D3
11	HAD7	40	V <sub>DDEXT</sub>	69	RFS1	98	A12	127	V <sub>DDINT</sub>
12	HAD8	41	PF6	70	BMODE0	99	A13	128	D4
13	V <sub>DDEXT</sub>	42	PF7	71	BMODE1	100	V <sub>DDEXT</sub>	129	GND
14	HAD9	43	TMR0	72	BYPASS	101	A14	130	CLKOUT
15	HAD10	44	TMR1	73	RESET	102	A15	131	V <sub>DDEXT</sub>
16	GND	45	TMR2	74	TDO	103	A16	132	CLKIN
17	HAD11	46	DT2	75	TDI	104	A17	133	XTAL
18	HAD12	47	TCLK2	76	TMS	105	GND	134	GND
19	V <sub>DDINT</sub>	48	TFS2	77	GND	106	A18	135	D5
20	HAD13	49	DR2	78	TCK	107	A19	136	D6
21	HAD14	50	RCLK2	79	TRST	108	A20	137	D7
22	HAD15	51	RFS2	80	GND	109	A21	138	D8
23	HA16	52	RXD	81	EMU	110	BGH	139	D9
24	HACK_P	53	TXD	82	V <sub>DDINT</sub>	111	BG	140	D10
25	V <sub>DDEXT</sub>	54	GND	83	OPMODE	112	BR	141	D11
26	HACK	55	GND	84	A0	113	BMS	142	D12
27	HCMS	56	DT0	85	A1	114	IOMS	143	V <sub>DDEXT</sub>
28	HCIOMS	57	TCLK0	86	A2	115	$\overline{MS0}$	144	D13
29	GND	58	V <sub>DDINT</sub>	87	A3	116	MS1		

Table 26. 144-Lead LQFP Pins (Numerically by Pin Number)

### 144-Lead Mini-BGA Pinout

Table 27 lists the mini-BGA pinout by signal name.Table 28lists the mini-BGA pinout by ball number.

	Ball		Ball		Ball		Ball		Ball
Signal	No.	Signal	No.	Signal	No.	Signal	No.	Signal	No.
A0	J11	BYPASS	M11	GND	F7	HALE	J1	TCLK0	J6
A1	H9	CLKIN	A5	GND	F8	HCIOMS	J3	TCLK1	M9
A2	H10	CLKOUT	C6	GND	F9	HCMS	H1	TCLK2	K5
A3	G12	D0	D7	GND	G4	HRD	J2	TDI	K12
A4	H11	D1	A7	GND	G5	HWR	K2	TDO	L11
A5	G10	D2	C7	GND	G6	IOMS	E8	TFS0	M8
A6	F12	D3	A6	GND	H5	MS0	D9	TFS1	J8
A7	G11	D4	B7	GND	L6	MS1	A9	TFS2	M5
A8	F10	D5	A4	GND	M1	MS2	C9	TMR0	K4
A9	F11	D6	C5	GND	M12	MS3	D8	TMR1	L4
A10	E12	D7	B5	HACK	H3	OPMODE	H12	TMR2	J4
A11	E11	D8	D5	HACK_P	G1	PF0	K1	TMS	K10
A12	E10	D9	A3	HAD0	C1	PF1	L1	TRST	J12
A13	E9	D10	C4	HAD1	B3	PF2	M2	TXD	M7
A14	D11	D11	B4	HAD2	C2	PF3	L2	V <sub>DDEXT</sub>	E5
A15	D10	D12	C3	HAD3	D1	PF4	M3	V <sub>DDEXT</sub>	E6
A16	D12	D13	A2	HAD4	D4	PF5	L3	V <sub>DDEXT</sub>	F5
A17	C11	D14	B1	HAD5	D3	PF6	K3	V <sub>DDEXT</sub>	F6
A18	C12	D15	B2	HAD6	D2	PF7	M4	V <sub>DDEXT</sub>	G7
A19	B12	DR0	L7	HAD7	E1	RCLK0	K7	V <sub>DDEXT</sub>	G8
A20	B11	DR1	K9	HAD8	E4	RCLK1	J9	V <sub>DDEXT</sub>	H7
A21	A11	DR2	L5	HAD9	E2	RCLK2	J5	V <sub>DDEXT</sub>	H8
ACK	A8	DT0	H6	HAD10	F1	RD	<b>B</b> 8	V <sub>DDINT</sub>	D6
BG	C10	DT1	L8	HAD11	E3	RESET	L12	V <sub>DDINT</sub>	F4
BGH	B10	DT2	H4	HAD12	F2	RFS0	K8	V <sub>DDINT</sub>	G9
BMODE0	L10	EMU	J10	HAD13	G2	RFS1	M10	V <sub>DDINT</sub>	J7
BMODE1	L9	GND	A1	HAD14	F3	RFS2	M6	WR	C8
BMS	A10	GND	A12	HAD15	G3	RXD	K6	XTAL	B6
BR	B9	GND	E7	HA16	H2	ТСК	K11		

## Table 27. 144-Lead Mini-BGA Pins (Alphabetically by Signal)

Ball		Ball		Ball		Ball		Ball	
No.	Signal	No.	Signal	No.	Signal	No.	Signal	No.	Signal
A1	GND	C6	CLKOUT	E11	A11	H4	DT2	K9	DR1
A2	D13	C7	D2	E12	A10	H5	GND	K10	TMS
A3	D9	C8	WR	F1	HAD10	H6	DT0	K11	TCK
A4	D5	C9	MS2	F2	HAD12	H7	V <sub>DDEXT</sub>	K12	TDI
A5	CLKIN	C10	BG	F3	HAD14	H8	V <sub>DDEXT</sub>	L1	PF1
A6	D3	C11	A17	F4	V <sub>DDINT</sub>	H9	A1	L2	PF3
A7	D1	C12	A18	F5	V <sub>DDEXT</sub>	H10	A2	L3	PF5
A8	ACK	D1	HAD3	F6	V <sub>DDEXT</sub>	H11	A4	L4	TMR1
A9	MS1	D2	HAD6	F7	GND	H12	OPMODE	L5	DR2
A10	BMS	D3	HAD5	F8	GND	J1	HALE	L6	GND
A11	A21	D4	HAD4	F9	GND	J2	HRD	L7	DR0
A12	GND	D5	D8	F10	A8	J3	HCIOMS	L8	DT1
B1	D14	D6	V <sub>DDINT</sub>	F11	A9	J4	TMR2	L9	BMODE1
B2	D15	D7	D0	F12	A6	J5	RCLK2	L10	BMODE0
B3	HAD1	D8	MS3	G1	HACK_P	J6	TCLK0	L11	TDO
B4	D11	D9	MS0	G2	HAD13	J7	V <sub>DDINT</sub>	L12	RESET
B5	D7	D10	A15	G3	HAD15	J8	TFS1	M1	GND
B6	XTAL	D11	A14	G4	GND	J9	RCLK1	M2	PF2
B7	D4	D12	A16	G5	GND	J10	EMU	M3	PF4
<b>B</b> 8	RD	E1	HAD7	G6	GND	J11	A0	M4	PF7
B9	BR	E2	HAD9	G7	V <sub>DDEXT</sub>	J12	TRST	M5	TFS2
B10	BGH	E3	HAD11	G8	V <sub>DDEXT</sub>	K1	PF0	M6	RFS2
B11	A20	E4	HAD8	G9	V <sub>DDINT</sub>	K2	HWR	M7	TXD
B12	A19	E5	V <sub>DDEXT</sub>	G10	A5	K3	PF6	M8	TFS0
C1	HAD0	E6	V <sub>DDEXT</sub>	G11	A7	K4	TMR0	M9	TCLK1
C2	HAD2	E7	GND	G12	<u>A3</u>	K5	TCLK2	M10	RFS1
C3	D12	E8	IOMS	H1	HCMS	K6	RXD	M11	BYPASS
C4	D10	E9	A13	H2	HA16	K7	RCLK0	M12	GND
C5	D6	E10	A12	H3	HACK	K8	RFS0		

Table 28. 144-Lead Mini-BGA Pins (Numerically by Ball Number)

#### **OUTLINE DIMENSIONS**

#### 22.00 BSC SQ 0.75 0.60 0.45 20.00 BSC SQ $\underbrace{\begin{array}{c} 0.27 \\ 0.22 \\ \hline 0.17 \\ \hline TYP$ SEATING PLANE 0.08 MAX LEAD COPLANARITY 1.45 0.15 0.05 1.40 1.35 1.60 MAX - 0.50 BSC DETAIL A DETAIL A **TOP VIEW (PINS DOWN)**

#### 144-LEAD METRIC THIN PLASTIC QUAD FLATPACK (LQFP) (ST-144)

NOTES:


1. DIMENSIONS IN MILLIMETERS.

2. ACTUAL POSITION OF EACH LEAD IS WITHIN 0.08 OF ITS

IDEAL POSITION, WHEN MEASURED IN THE LATERAL DIRECTION.

3. CENTER DIMENSIONS ARE NOMINAL.

#### 144-BALL MINI-BGA (CA-144A)



4. CENTER DIMENSIONS ARE NOMINAL.

## **ORDERING GUIDE**

Part Number <sup>1, 2</sup>	Ambient Temperature Range	Instruction Rate (MHz)	Package Description	Operating Voltage
ADSP-2191MKST-160	0°C to 70°C	160	144-Lead LQFP	2.5 Int./3.3 Ext. V
ADSP-2191MBST-140	-40°C to +85°C	140	144-Lead LQFP	2.5 Int./3.3 Ext. V
ADSP-2191MKCA-160	0°C to 70°C	160	144-Ball Mini-BGA	2.5 Int./3.3 Ext. V
ADSP-2191MBCA-140	$-40^{\circ}$ C to $+85^{\circ}$ C	140	144-Ball Mini-BGA	2.5 Int./3.3 Ext. V

 $\frac{1}{^{1}\text{ST}}$  = Plastic Thin Quad Flatpack (LQFP).  $^{2}\text{CA}$  = Mini Ball Grid Array

-52-